482 lines
30 KiB
C
482 lines
30 KiB
C
/**************************************************************************//**
|
|
* @file nu_gpio.h
|
|
* @version V0.10
|
|
* $Revision: 2 $
|
|
* $Date: 18/12/20 6:49p $
|
|
* @brief M031 Series General Purpose I/O (GPIO) Driver Header File
|
|
*
|
|
* @note
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
* Copyright (C) 2018 Nuvoton Technology Corp. All rights reserved.
|
|
*****************************************************************************/
|
|
#ifndef __NU_GPIO_H__
|
|
#define __NU_GPIO_H__
|
|
|
|
#include "M031Series.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C"
|
|
{
|
|
#endif
|
|
|
|
/** @addtogroup Standard_Driver Standard Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup GPIO_Driver GPIO Driver
|
|
@{
|
|
*/
|
|
|
|
/** @addtogroup GPIO_EXPORTED_CONSTANTS GPIO Exported Constants
|
|
@{
|
|
*/
|
|
|
|
#define GPIO_PIN_MAX 16 /*!< Specify Maximum Pins of Each GPIO Port \hideinitializer */
|
|
|
|
|
|
/* Define GPIO Pin Data Input/Output. It could be used to control each I/O pin by pin address mapping.
|
|
Example 1:
|
|
|
|
PA0 = 1;
|
|
|
|
It is used to set GPIO PA.0 to high;
|
|
|
|
Example 2:
|
|
|
|
if (PA0)
|
|
PA0 = 0;
|
|
|
|
If GPIO PA.0 pin status is high, then set GPIO PA.0 data output to low.
|
|
*/
|
|
#define GPIO_PIN_DATA(port, pin) (*((volatile uint32_t *)((GPIO_PIN_DATA_BASE+(0x40*(port))) + ((pin)<<2)))) /*!< Specify GPIO Pin Data Input/Output \hideinitializer */
|
|
#define PA0 GPIO_PIN_DATA(0, 0 ) /*!< Specify PA.0 Pin Data Input/Output \hideinitializer */
|
|
#define PA1 GPIO_PIN_DATA(0, 1 ) /*!< Specify PA.1 Pin Data Input/Output \hideinitializer */
|
|
#define PA2 GPIO_PIN_DATA(0, 2 ) /*!< Specify PA.2 Pin Data Input/Output \hideinitializer */
|
|
#define PA3 GPIO_PIN_DATA(0, 3 ) /*!< Specify PA.3 Pin Data Input/Output \hideinitializer */
|
|
#define PA4 GPIO_PIN_DATA(0, 4 ) /*!< Specify PA.4 Pin Data Input/Output \hideinitializer */
|
|
#define PA5 GPIO_PIN_DATA(0, 5 ) /*!< Specify PA.5 Pin Data Input/Output \hideinitializer */
|
|
#define PA6 GPIO_PIN_DATA(0, 6 ) /*!< Specify PA.6 Pin Data Input/Output \hideinitializer */
|
|
#define PA7 GPIO_PIN_DATA(0, 7 ) /*!< Specify PA.7 Pin Data Input/Output \hideinitializer */
|
|
#define PA8 GPIO_PIN_DATA(0, 8 ) /*!< Specify PA.8 Pin Data Input/Output \hideinitializer */
|
|
#define PA9 GPIO_PIN_DATA(0, 9 ) /*!< Specify PA.9 Pin Data Input/Output \hideinitializer */
|
|
#define PA10 GPIO_PIN_DATA(0, 10) /*!< Specify PA.10 Pin Data Input/Output \hideinitializer */
|
|
#define PA11 GPIO_PIN_DATA(0, 11) /*!< Specify PA.11 Pin Data Input/Output \hideinitializer */
|
|
#define PA12 GPIO_PIN_DATA(0, 12) /*!< Specify PA.12 Pin Data Input/Output \hideinitializer */
|
|
#define PA13 GPIO_PIN_DATA(0, 13) /*!< Specify PA.13 Pin Data Input/Output \hideinitializer */
|
|
#define PA14 GPIO_PIN_DATA(0, 14) /*!< Specify PA.14 Pin Data Input/Output \hideinitializer */
|
|
#define PA15 GPIO_PIN_DATA(0, 15) /*!< Specify PA.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PB0 GPIO_PIN_DATA(1, 0 ) /*!< Specify PB.0 Pin Data Input/Output \hideinitializer */
|
|
#define PB1 GPIO_PIN_DATA(1, 1 ) /*!< Specify PB.1 Pin Data Input/Output \hideinitializer */
|
|
#define PB2 GPIO_PIN_DATA(1, 2 ) /*!< Specify PB.2 Pin Data Input/Output \hideinitializer */
|
|
#define PB3 GPIO_PIN_DATA(1, 3 ) /*!< Specify PB.3 Pin Data Input/Output \hideinitializer */
|
|
#define PB4 GPIO_PIN_DATA(1, 4 ) /*!< Specify PB.4 Pin Data Input/Output \hideinitializer */
|
|
#define PB5 GPIO_PIN_DATA(1, 5 ) /*!< Specify PB.5 Pin Data Input/Output \hideinitializer */
|
|
#define PB6 GPIO_PIN_DATA(1, 6 ) /*!< Specify PB.6 Pin Data Input/Output \hideinitializer */
|
|
#define PB7 GPIO_PIN_DATA(1, 7 ) /*!< Specify PB.7 Pin Data Input/Output \hideinitializer */
|
|
#define PB8 GPIO_PIN_DATA(1, 8 ) /*!< Specify PB.8 Pin Data Input/Output \hideinitializer */
|
|
#define PB9 GPIO_PIN_DATA(1, 9 ) /*!< Specify PB.9 Pin Data Input/Output \hideinitializer */
|
|
#define PB10 GPIO_PIN_DATA(1, 10) /*!< Specify PB.10 Pin Data Input/Output \hideinitializer */
|
|
#define PB11 GPIO_PIN_DATA(1, 11) /*!< Specify PB.11 Pin Data Input/Output \hideinitializer */
|
|
#define PB12 GPIO_PIN_DATA(1, 12) /*!< Specify PB.12 Pin Data Input/Output \hideinitializer */
|
|
#define PB13 GPIO_PIN_DATA(1, 13) /*!< Specify PB.13 Pin Data Input/Output \hideinitializer */
|
|
#define PB14 GPIO_PIN_DATA(1, 14) /*!< Specify PB.14 Pin Data Input/Output \hideinitializer */
|
|
#define PB15 GPIO_PIN_DATA(1, 15) /*!< Specify PB.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PC0 GPIO_PIN_DATA(2, 0 ) /*!< Specify PC.0 Pin Data Input/Output \hideinitializer */
|
|
#define PC1 GPIO_PIN_DATA(2, 1 ) /*!< Specify PC.1 Pin Data Input/Output \hideinitializer */
|
|
#define PC2 GPIO_PIN_DATA(2, 2 ) /*!< Specify PC.2 Pin Data Input/Output \hideinitializer */
|
|
#define PC3 GPIO_PIN_DATA(2, 3 ) /*!< Specify PC.3 Pin Data Input/Output \hideinitializer */
|
|
#define PC4 GPIO_PIN_DATA(2, 4 ) /*!< Specify PC.4 Pin Data Input/Output \hideinitializer */
|
|
#define PC5 GPIO_PIN_DATA(2, 5 ) /*!< Specify PC.5 Pin Data Input/Output \hideinitializer */
|
|
#define PC6 GPIO_PIN_DATA(2, 6 ) /*!< Specify PC.6 Pin Data Input/Output \hideinitializer */
|
|
#define PC7 GPIO_PIN_DATA(2, 7 ) /*!< Specify PC.7 Pin Data Input/Output \hideinitializer */
|
|
#define PC8 GPIO_PIN_DATA(2, 8 ) /*!< Specify PC.8 Pin Data Input/Output \hideinitializer */
|
|
#define PC9 GPIO_PIN_DATA(2, 9 ) /*!< Specify PC.9 Pin Data Input/Output \hideinitializer */
|
|
#define PC10 GPIO_PIN_DATA(2, 10) /*!< Specify PC.10 Pin Data Input/Output \hideinitializer */
|
|
#define PC11 GPIO_PIN_DATA(2, 11) /*!< Specify PC.11 Pin Data Input/Output \hideinitializer */
|
|
#define PC12 GPIO_PIN_DATA(2, 12) /*!< Specify PC.12 Pin Data Input/Output \hideinitializer */
|
|
#define PC13 GPIO_PIN_DATA(2, 13) /*!< Specify PC.13 Pin Data Input/Output \hideinitializer */
|
|
#define PC14 GPIO_PIN_DATA(2, 14) /*!< Specify PC.14 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PD0 GPIO_PIN_DATA(3, 0 ) /*!< Specify PD.0 Pin Data Input/Output \hideinitializer */
|
|
#define PD1 GPIO_PIN_DATA(3, 1 ) /*!< Specify PD.1 Pin Data Input/Output \hideinitializer */
|
|
#define PD2 GPIO_PIN_DATA(3, 2 ) /*!< Specify PD.2 Pin Data Input/Output \hideinitializer */
|
|
#define PD3 GPIO_PIN_DATA(3, 3 ) /*!< Specify PD.3 Pin Data Input/Output \hideinitializer */
|
|
#define PD4 GPIO_PIN_DATA(3, 4 ) /*!< Specify PD.4 Pin Data Input/Output \hideinitializer */
|
|
#define PD5 GPIO_PIN_DATA(3, 5 ) /*!< Specify PD.5 Pin Data Input/Output \hideinitializer */
|
|
#define PD6 GPIO_PIN_DATA(3, 6 ) /*!< Specify PD.6 Pin Data Input/Output \hideinitializer */
|
|
#define PD7 GPIO_PIN_DATA(3, 7 ) /*!< Specify PD.7 Pin Data Input/Output \hideinitializer */
|
|
#define PD8 GPIO_PIN_DATA(3, 8 ) /*!< Specify PD.8 Pin Data Input/Output \hideinitializer */
|
|
#define PD9 GPIO_PIN_DATA(3, 9 ) /*!< Specify PD.9 Pin Data Input/Output \hideinitializer */
|
|
#define PD10 GPIO_PIN_DATA(3, 10) /*!< Specify PD.10 Pin Data Input/Output \hideinitializer */
|
|
#define PD11 GPIO_PIN_DATA(3, 11) /*!< Specify PD.11 Pin Data Input/Output \hideinitializer */
|
|
#define PD12 GPIO_PIN_DATA(3, 12) /*!< Specify PD.12 Pin Data Input/Output \hideinitializer */
|
|
#define PD13 GPIO_PIN_DATA(3, 13) /*!< Specify PD.13 Pin Data Input/Output \hideinitializer */
|
|
#define PD14 GPIO_PIN_DATA(3, 14) /*!< Specify PD.14 Pin Data Input/Output \hideinitializer */
|
|
#define PD15 GPIO_PIN_DATA(3, 15) /*!< Specify PD.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PE0 GPIO_PIN_DATA(4, 0 ) /*!< Specify PE.0 Pin Data Input/Output \hideinitializer */
|
|
#define PE1 GPIO_PIN_DATA(4, 1 ) /*!< Specify PE.1 Pin Data Input/Output \hideinitializer */
|
|
#define PE2 GPIO_PIN_DATA(4, 2 ) /*!< Specify PE.2 Pin Data Input/Output \hideinitializer */
|
|
#define PE3 GPIO_PIN_DATA(4, 3 ) /*!< Specify PE.3 Pin Data Input/Output \hideinitializer */
|
|
#define PE4 GPIO_PIN_DATA(4, 4 ) /*!< Specify PE.4 Pin Data Input/Output \hideinitializer */
|
|
#define PE5 GPIO_PIN_DATA(4, 5 ) /*!< Specify PE.5 Pin Data Input/Output \hideinitializer */
|
|
#define PE6 GPIO_PIN_DATA(4, 6 ) /*!< Specify PE.6 Pin Data Input/Output \hideinitializer */
|
|
#define PE7 GPIO_PIN_DATA(4, 7 ) /*!< Specify PE.7 Pin Data Input/Output \hideinitializer */
|
|
#define PE8 GPIO_PIN_DATA(4, 8 ) /*!< Specify PE.8 Pin Data Input/Output \hideinitializer */
|
|
#define PE9 GPIO_PIN_DATA(4, 9 ) /*!< Specify PE.9 Pin Data Input/Output \hideinitializer */
|
|
#define PE10 GPIO_PIN_DATA(4, 10) /*!< Specify PE.10 Pin Data Input/Output \hideinitializer */
|
|
#define PE11 GPIO_PIN_DATA(4, 11) /*!< Specify PE.11 Pin Data Input/Output \hideinitializer */
|
|
#define PE12 GPIO_PIN_DATA(4, 12) /*!< Specify PE.12 Pin Data Input/Output \hideinitializer */
|
|
#define PE13 GPIO_PIN_DATA(4, 13) /*!< Specify PE.13 Pin Data Input/Output \hideinitializer */
|
|
#define PE14 GPIO_PIN_DATA(4, 14) /*!< Specify PE.14 Pin Data Input/Output \hideinitializer */
|
|
#define PE15 GPIO_PIN_DATA(4, 15) /*!< Specify PE.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PF0 GPIO_PIN_DATA(5, 0 ) /*!< Specify PF.0 Pin Data Input/Output \hideinitializer */
|
|
#define PF1 GPIO_PIN_DATA(5, 1 ) /*!< Specify PF.1 Pin Data Input/Output \hideinitializer */
|
|
#define PF2 GPIO_PIN_DATA(5, 2 ) /*!< Specify PF.2 Pin Data Input/Output \hideinitializer */
|
|
#define PF3 GPIO_PIN_DATA(5, 3 ) /*!< Specify PF.3 Pin Data Input/Output \hideinitializer */
|
|
#define PF4 GPIO_PIN_DATA(5, 4 ) /*!< Specify PF.4 Pin Data Input/Output \hideinitializer */
|
|
#define PF5 GPIO_PIN_DATA(5, 5 ) /*!< Specify PF.5 Pin Data Input/Output \hideinitializer */
|
|
#define PF6 GPIO_PIN_DATA(5, 6 ) /*!< Specify PF.6 Pin Data Input/Output \hideinitializer */
|
|
#define PF7 GPIO_PIN_DATA(5, 7 ) /*!< Specify PF.7 Pin Data Input/Output \hideinitializer */
|
|
#define PF8 GPIO_PIN_DATA(5, 8 ) /*!< Specify PF.8 Pin Data Input/Output \hideinitializer */
|
|
#define PF9 GPIO_PIN_DATA(5, 9 ) /*!< Specify PF.9 Pin Data Input/Output \hideinitializer */
|
|
#define PF10 GPIO_PIN_DATA(5, 10) /*!< Specify PF.10 Pin Data Input/Output \hideinitializer */
|
|
#define PF11 GPIO_PIN_DATA(5, 11) /*!< Specify PF.11 Pin Data Input/Output \hideinitializer */
|
|
#define PF14 GPIO_PIN_DATA(5, 14) /*!< Specify PF.14 Pin Data Input/Output \hideinitializer */
|
|
#define PF15 GPIO_PIN_DATA(5, 15) /*!< Specify PF.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PG2 GPIO_PIN_DATA(6, 2 ) /*!< Specify PG.2 Pin Data Input/Output \hideinitializer */
|
|
#define PG3 GPIO_PIN_DATA(6, 3 ) /*!< Specify PG.3 Pin Data Input/Output \hideinitializer */
|
|
#define PG4 GPIO_PIN_DATA(6, 4 ) /*!< Specify PG.4 Pin Data Input/Output \hideinitializer */
|
|
#define PG9 GPIO_PIN_DATA(6, 9 ) /*!< Specify PG.9 Pin Data Input/Output \hideinitializer */
|
|
#define PG10 GPIO_PIN_DATA(6, 10) /*!< Specify PG.10 Pin Data Input/Output \hideinitializer */
|
|
#define PG11 GPIO_PIN_DATA(6, 11) /*!< Specify PG.11 Pin Data Input/Output \hideinitializer */
|
|
#define PG12 GPIO_PIN_DATA(6, 12) /*!< Specify PG.12 Pin Data Input/Output \hideinitializer */
|
|
#define PG13 GPIO_PIN_DATA(6, 13) /*!< Specify PG.13 Pin Data Input/Output \hideinitializer */
|
|
#define PG14 GPIO_PIN_DATA(6, 14) /*!< Specify PG.14 Pin Data Input/Output \hideinitializer */
|
|
#define PG15 GPIO_PIN_DATA(6, 15) /*!< Specify PG.15 Pin Data Input/Output \hideinitializer */
|
|
|
|
#define PH4 GPIO_PIN_DATA(7, 4 ) /*!< Specify PH.4 Pin Data Input/Output \hideinitializer */
|
|
#define PH5 GPIO_PIN_DATA(7, 5 ) /*!< Specify PH.5 Pin Data Input/Output \hideinitializer */
|
|
#define PH6 GPIO_PIN_DATA(7, 6 ) /*!< Specify PH.6 Pin Data Input/Output \hideinitializer */
|
|
#define PH7 GPIO_PIN_DATA(7, 7 ) /*!< Specify PH.7 Pin Data Input/Output \hideinitializer */
|
|
#define PH8 GPIO_PIN_DATA(7, 8 ) /*!< Specify PH.8 Pin Data Input/Output \hideinitializer */
|
|
#define PH9 GPIO_PIN_DATA(7, 9 ) /*!< Specify PH.9 Pin Data Input/Output \hideinitializer */
|
|
#define PH10 GPIO_PIN_DATA(7, 10) /*!< Specify PH.10 Pin Data Input/Output \hideinitializer */
|
|
#define PH11 GPIO_PIN_DATA(7, 11) /*!< Specify PH.11 Pin Data Input/Output \hideinitializer */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* GPIO_MODE Constant Definitions */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define GPIO_MODE_INPUT 0x0UL /*!< Input Mode \hideinitializer */
|
|
#define GPIO_MODE_OUTPUT 0x1UL /*!< Output Mode \hideinitializer */
|
|
#define GPIO_MODE_OPEN_DRAIN 0x2UL /*!< Open-Drain Mode \hideinitializer */
|
|
#define GPIO_MODE_QUASI 0x3UL /*!< Quasi-bidirectional Mode \hideinitializer */
|
|
#define GPIO_MODE(pin, mode) ((mode) << ((pin)<<1)) /*!< Generate the PMD mode setting for each pin \hideinitializer */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* GPIO Interrupt Type Constant Definitions (Parameter of GPIO_EnableInt()) */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define GPIO_INT_RISING 0x00010000UL /*!< Interrupt enable by Input Rising Edge \hideinitializer */
|
|
#define GPIO_INT_FALLING 0x00000001UL /*!< Interrupt enable by Input Falling Edge \hideinitializer */
|
|
#define GPIO_INT_BOTH_EDGE 0x00010001UL /*!< Interrupt enable by both Rising Edge and Falling Edge \hideinitializer */
|
|
#define GPIO_INT_HIGH 0x01010000UL /*!< Interrupt enable by Level-High \hideinitializer */
|
|
#define GPIO_INT_LOW 0x01000001UL /*!< Interrupt enable by Level-Low \hideinitializer */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* GPIO_INTTYPE Constant Definitions */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define GPIO_INTTYPE_EDGE 0UL /*!< GPIO_INTTYPE Setting for Edge Trigger Mode \hideinitializer */
|
|
#define GPIO_INTTYPE_LEVEL 1UL /*!< GPIO_INTTYPE Setting for Level Mode \hideinitializer */
|
|
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
/* GPIO_DBCTL Constant Definitions */
|
|
/*---------------------------------------------------------------------------------------------------------*/
|
|
#define GPIO_DBCTL_ICLK_OFF (0x0UL<<GPIO_DBCTL_ICLKON_Pos) /*!< GPIO_DBCTL setting for edge detection circuit is active only if IO pin corresponding GPIOx_IEN bit is set to 1 \hideinitializer */
|
|
#define GPIO_DBCTL_ICLK_ON (0x1UL<<GPIO_DBCTL_ICLKON_Pos) /*!< GPIO_DBCTL setting for all IO pins edge detection circuit is always active after reset \hideinitializer */
|
|
|
|
#define GPIO_DBCTL_DBCLKSRC_HCLK (0x0UL<<GPIO_DBCTL_DBCLKSRC_Pos) /*!< GPIO_DBCTL setting for de-bounce counter clock source is the HCLK \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSRC_LIRC (0x1UL<<GPIO_DBCTL_DBCLKSRC_Pos) /*!< GPIO_DBCTL setting for de-bounce counter clock source is the LIRC \hideinitializer */
|
|
|
|
#define GPIO_DBCTL_DBCLKSEL_1 (0x0UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 1 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_2 (0x1UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 2 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_4 (0x2UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 4 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_8 (0x3UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 8 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_16 (0x4UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 16 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_32 (0x5UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 32 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_64 (0x6UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 64 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_128 (0x7UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 128 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_256 (0x8UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 256 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_512 (0x9UL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 512 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_1024 (0xAUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 1024 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_2048 (0xBUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 2048 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_4096 (0xCUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 4096 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_8192 (0xDUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 8192 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_16384 (0xEUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 16384 clocks \hideinitializer */
|
|
#define GPIO_DBCTL_DBCLKSEL_32768 (0xFUL<<GPIO_DBCTL_DBCLKSEL_Pos) /*!< GPIO_DBCTL setting for sampling cycle = 32768 clocks \hideinitializer */
|
|
|
|
|
|
/*@}*/ /* end of group GPIO_EXPORTED_CONSTANTS */
|
|
|
|
/** @addtogroup GPIO_EXPORTED_FUNCTIONS GPIO Exported Functions
|
|
@{
|
|
*/
|
|
|
|
/**
|
|
* @brief Clear GPIO Pin Interrupt Flag
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Clear the interrupt status of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_CLR_INT_FLAG(port, u32PinMask) ((port)->INTSRC = (u32PinMask))
|
|
|
|
/**
|
|
* @brief Disable Pin De-bounce Function
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Disable the interrupt de-bounce function of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_DISABLE_DEBOUNCE(port, u32PinMask) ((port)->DBEN &= ~(u32PinMask))
|
|
|
|
/**
|
|
* @brief Enable Pin De-bounce Function
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Enable the interrupt de-bounce function of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_ENABLE_DEBOUNCE(port, u32PinMask) ((port)->DBEN |= (u32PinMask))
|
|
|
|
/**
|
|
* @brief Disable I/O Digital Input Path
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Disable I/O digital input path of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_DISABLE_DIGITAL_PATH(port, u32PinMask) ((port)->DINOFF |= ((u32PinMask)<<16))
|
|
|
|
/**
|
|
* @brief Enable I/O Digital Input Path
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Enable I/O digital input path of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_ENABLE_DIGITAL_PATH(port, u32PinMask) ((port)->DINOFF &= ~((u32PinMask)<<16))
|
|
|
|
/**
|
|
* @brief Disable I/O DOUT mask
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Disable I/O DOUT mask of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_DISABLE_DOUT_MASK(port, u32PinMask) ((port)->DATMSK &= ~(u32PinMask))
|
|
|
|
/**
|
|
* @brief Enable I/O DOUT mask
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @return None
|
|
* @details Enable I/O DOUT mask of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_ENABLE_DOUT_MASK(port, u32PinMask) ((port)->DATMSK |= (u32PinMask))
|
|
|
|
/**
|
|
* @brief Get GPIO Pin Interrupt Flag
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32PinMask The single or multiple pins of specified GPIO port.
|
|
* It could be BIT0 ~ BIT15 for PA, PB, PD, and PE.
|
|
* It could be BIT0 ~ BIT14 for PC.
|
|
* It could be BIT0 ~ BIT11, BIT14, and BIT15 for PF.
|
|
* It could be BIT2 ~ BIT4, and BIT9 ~ BIT15 for PG.
|
|
* It could be BIT4 ~ BIT11 for PH.
|
|
* @retval 0 No interrupt at specified GPIO pin
|
|
* @retval 1 The specified GPIO pin generate an interrupt
|
|
* @details Get the interrupt status of specified GPIO pin.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_GET_INT_FLAG(port, u32PinMask) ((port)->INTSRC & (u32PinMask))
|
|
|
|
/**
|
|
* @brief Set De-bounce Sampling Cycle Time
|
|
* @param[in] u32ClkSrc The de-bounce counter clock source. It could be
|
|
* - \ref GPIO_DBCTL_DBCLKSRC_HCLK
|
|
* - \ref GPIO_DBCTL_DBCLKSRC_LIRC
|
|
* @param[in] u32ClkSel The de-bounce sampling cycle selection. It could be
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_1
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_2
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_4
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_8
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_16
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_32
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_64
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_128
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_256
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_512
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_1024
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_2048
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_4096
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_8192
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_16384
|
|
* - \ref GPIO_DBCTL_DBCLKSEL_32768
|
|
* @return None
|
|
* @details Set the interrupt de-bounce sampling cycle time based on the debounce counter clock source. \n
|
|
* Example: GPIO_SET_DEBOUNCE_TIME(GPIO_DBCTL_DBCLKSRC_LIRC, GPIO_DBCTL_DBCLKSEL_4). \n
|
|
* It's meaning the de-bounce counter clock source is LIRC (38.4 KHz) and sampling cycle selection is 4. \n
|
|
* Then the target de-bounce sampling cycle time is (4)*(1/38400) s = 4*26.042 us = 104.168 us,
|
|
* and system will sampling interrupt input once per 104.168 us.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_SET_DEBOUNCE_TIME(u32ClkSrc, u32ClkSel) (GPIO->DBCTL = (GPIO_DBCTL_ICLKON_Msk | (u32ClkSrc) | (u32ClkSel)))
|
|
|
|
/**
|
|
* @brief Set GPIO Interrupt Clock on bit
|
|
* @param[in] port Not used in M031.
|
|
* @return None
|
|
* @details Set the I/O pins edge detection circuit always active after reset for specified port.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_SET_DEBOUNCE_ICLKON(port) (GPIO->DBCTL |= GPIO_DBCTL_ICLKON_Msk)
|
|
|
|
/**
|
|
* @brief Clear GPIO Interrupt Clock on bit
|
|
* @param[in] port Not used in M031.
|
|
* @return None
|
|
* @details Set edge detection circuit active only if I/O pin edge interrupt enabled for specified port
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_CLR_DEBOUNCE_ICLKON(port) (GPIO->DBCTL &= ~(GPIO_DBCTL_ICLKON_Msk))
|
|
|
|
/**
|
|
* @brief Get GPIO Port IN Data
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @return The specified port data
|
|
* @details Get the PIN register of specified GPIO port.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_GET_IN_DATA(port) ((port)->PIN)
|
|
|
|
/**
|
|
* @brief Set GPIO Port OUT Data
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, PE, PF, PG, or PH.
|
|
* @param[in] u32Data GPIO port data.
|
|
* @return None
|
|
* @details Set the Data into specified GPIO port.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_SET_OUT_DATA(port, u32Data) ((port)->DOUT = (u32Data))
|
|
|
|
/**
|
|
* @brief Toggle Specified GPIO pin
|
|
* @param[in] u32Pin Pxy
|
|
* @return None
|
|
* @details Toggle the specified GPIO pint.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_TOGGLE(u32Pin) ((u32Pin) ^= 1)
|
|
|
|
/**
|
|
* @brief Enable External GPIO interrupt
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, or PF.
|
|
* @param[in] u32Pin The pin of specified GPIO port.
|
|
* It could be 0 ~ 15 for PA, PB, PD, and PE.
|
|
* It could be 0 ~ 14 for PC.
|
|
* It could be 0 ~ 11, 14, and 15 for PF.
|
|
* It could be 2 ~ 4, and 9 ~ 15 for PG.
|
|
* It could be 4 ~ 11 for PH.
|
|
* @param[in] u32IntAttribs The interrupt attribute of specified GPIO pin. It could be
|
|
* - \ref GPIO_INT_RISING
|
|
* - \ref GPIO_INT_FALLING
|
|
* - \ref GPIO_INT_BOTH_EDGE
|
|
* - \ref GPIO_INT_HIGH
|
|
* - \ref GPIO_INT_LOW
|
|
* @return None
|
|
* @details This function is used to enable specified GPIO pin interrupt.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_EnableEINT GPIO_EnableInt
|
|
|
|
/**
|
|
* @brief Disable External GPIO interrupt
|
|
* @param[in] port GPIO port. It could be PA, PB, PC, PD, or PF.
|
|
* @param[in] u32Pin The pin of specified GPIO port.
|
|
* It could be 0 ~ 15 for PA, PB, PD, and PE.
|
|
* It could be 0 ~ 14 for PC.
|
|
* It could be 0 ~ 11, 14, and 15 for PF.
|
|
* It could be 2 ~ 4, and 9 ~ 15 for PG.
|
|
* It could be 4 ~ 11 for PH.
|
|
* @return None
|
|
* @details This function is used to enable specified GPIO pin interrupt.
|
|
* \hideinitializer
|
|
*/
|
|
#define GPIO_DisableEINT GPIO_DisableInt
|
|
|
|
|
|
void GPIO_SetMode(GPIO_T *port, uint32_t u32PinMask, uint32_t u32Mode);
|
|
void GPIO_EnableInt(GPIO_T *port, uint32_t u32Pin, uint32_t u32IntAttribs);
|
|
void GPIO_DisableInt(GPIO_T *port, uint32_t u32Pin);
|
|
|
|
|
|
/*@}*/ /* end of group GPIO_EXPORTED_FUNCTIONS */
|
|
|
|
/*@}*/ /* end of group GPIO_Driver */
|
|
|
|
/*@}*/ /* end of group Standard_Driver */
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* __NU_GPIO_H__ */
|
|
|
|
/*** (C) COPYRIGHT 2018 Nuvoton Technology Corp. ***/
|