f51bce3fed
We currently only support building with CCS and SCons is not using.
bsp/rm48x50/HALCoGen/HALCoGen.{hcg,dil} is the HALCoGen project file.
You may need to regenerate the source file as you like, providing that:
1, IRQ is in Dispatch Mode and the table entry is IRQ_Handler. The
channel 5 in enabled and connected to IRQ.
2, RTI driver is enabled and compare3 source is selected to counter1
and the compare3 will generate tick in the period of 10ms. This
value is coresponding with RT_TICK_PER_SECOND in rtconfig.h.
In CCS, you need to create a new CCS project and create link folders
pointing at bsp/rm48x50, libcpu/arm/rm48x50 and src/, include/. Remember
to add the include path to the Build Properties.
224 lines
5.4 KiB
C
224 lines
5.4 KiB
C
/*
|
|
* hw_mdio.h
|
|
*/
|
|
|
|
/* (c) Texas Instruments 2009-2013, All rights reserved. */
|
|
|
|
#ifndef _HW_MDIO_H_
|
|
#define _HW_MDIO_H_
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define MDIO_BASE (0xFCF78900U)
|
|
|
|
#define MDIO_REVID (0x0U)
|
|
#define MDIO_CONTROL (0x4U)
|
|
#define MDIO_ALIVE (0x8U)
|
|
#define MDIO_LINK (0xCU)
|
|
#define MDIO_LINKINTRAW (0x10U)
|
|
#define MDIO_LINKINTMASKED (0x14U)
|
|
#define MDIO_USERINTRAW (0x20U)
|
|
#define MDIO_USERINTMASKED (0x24U)
|
|
#define MDIO_USERINTMASKSET (0x28U)
|
|
#define MDIO_USERINTMASKCLEAR (0x2CU)
|
|
#define MDIO_USERACCESS0 (0x80U)
|
|
#define MDIO_USERPHYSEL0 (0x84U)
|
|
#define MDIO_USERACCESS1 (0x88U)
|
|
#define MDIO_USERPHYSEL1 (0x8CU)
|
|
|
|
/**************************************************************************\
|
|
* Field Definition Macros
|
|
\**************************************************************************/
|
|
|
|
/* REVID */
|
|
|
|
#define MDIO_REVID_REV (0xFFFFFFFFU)
|
|
#define MDIO_REVID_REV_SHIFT (0x00000000U)
|
|
|
|
|
|
/* CONTROL */
|
|
|
|
#define MDIO_CONTROL_IDLE (0x80000000U)
|
|
#define MDIO_CONTROL_IDLE_SHIFT (0x0000001FU)
|
|
/*----IDLE Tokens----*/
|
|
#define MDIO_CONTROL_IDLE_NO (0x00000000U)
|
|
#define MDIO_CONTROL_IDLE_YES (0x00000001U)
|
|
|
|
#define MDIO_CONTROL_ENABLE (0x40000000U)
|
|
#define MDIO_CONTROL_ENABLE_SHIFT (0x0000001EU)
|
|
|
|
#define MDIO_CONTROL_HIGHEST_USER_CHANNEL (0x1F000000U)
|
|
#define MDIO_CONTROL_HIGHEST_USER_CHANNEL_SHIFT (0x00000018U)
|
|
|
|
|
|
#define MDIO_CONTROL_PREAMBLE (0x00100000U)
|
|
#define MDIO_CONTROL_PREAMBLE_SHIFT (0x00000014U)
|
|
/*----PREAMBLE Tokens----*/
|
|
|
|
#define MDIO_CONTROL_FAULT (0x00080000U)
|
|
#define MDIO_CONTROL_FAULT_SHIFT (0x00000013U)
|
|
|
|
#define MDIO_CONTROL_FAULTENB (0x00040000U)
|
|
#define MDIO_CONTROL_FAULTENB_SHIFT (0x00000012U)
|
|
/*----FAULTENB Tokens----*/
|
|
|
|
|
|
|
|
#define MDIO_CONTROL_CLKDIV (0x0000FFFFU)
|
|
#define MDIO_CONTROL_CLKDIV_SHIFT (0x00000000U)
|
|
/*----CLKDIV Tokens----*/
|
|
|
|
|
|
/* ALIVE */
|
|
|
|
#define MDIO_ALIVE_REGVAL (0xFFFFFFFFU)
|
|
#define MDIO_ALIVE_REGVAL_SHIFT (0x00000000U)
|
|
|
|
|
|
/* LINK */
|
|
|
|
#define MDIO_LINK_REGVAL (0xFFFFFFFFU)
|
|
#define MDIO_LINK_REGVAL_SHIFT (0x00000000U)
|
|
|
|
|
|
/* LINKINTRAW */
|
|
|
|
|
|
#define MDIO_LINKINTRAW_USERPHY1 (0x00000002U)
|
|
#define MDIO_LINKINTRAW_USERPHY1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_LINKINTRAW_USERPHY0 (0x00000001U)
|
|
#define MDIO_LINKINTRAW_USERPHY0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* LINKINTMASKED */
|
|
|
|
|
|
#define MDIO_LINKINTMASKED_USERPHY1 (0x00000002U)
|
|
#define MDIO_LINKINTMASKED_USERPHY1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_LINKINTMASKED_USERPHY0 (0x00000001U)
|
|
#define MDIO_LINKINTMASKED_USERPHY0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERINTRAW */
|
|
|
|
|
|
#define MDIO_USERINTRAW_USERACCESS1 (0x00000002U)
|
|
#define MDIO_USERINTRAW_USERACCESS1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_USERINTRAW_USERACCESS0 (0x00000001U)
|
|
#define MDIO_USERINTRAW_USERACCESS0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERINTMASKED */
|
|
|
|
|
|
#define MDIO_USERINTMASKED_USERACCESS1 (0x00000002U)
|
|
#define MDIO_USERINTMASKED_USERACCESS1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_USERINTMASKED_USERACCESS0 (0x00000001U)
|
|
#define MDIO_USERINTMASKED_USERACCESS0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERINTMASKSET */
|
|
|
|
|
|
#define MDIO_USERINTMASKSET_USERACCESS1 (0x00000002U)
|
|
#define MDIO_USERINTMASKSET_USERACCESS1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_USERINTMASKSET_USERACCESS0 (0x00000001U)
|
|
#define MDIO_USERINTMASKSET_USERACCESS0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERINTMASKCLEAR */
|
|
|
|
|
|
#define MDIO_USERINTMASKCLEAR_USERACCESS1 (0x00000002U)
|
|
#define MDIO_USERINTMASKCLEAR_USERACCESS1_SHIFT (0x00000001U)
|
|
|
|
#define MDIO_USERINTMASKCLEAR_USERACCESS0 (0x00000001U)
|
|
#define MDIO_USERINTMASKCLEAR_USERACCESS0_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERACCESS0 */
|
|
|
|
#define MDIO_USERACCESS0_GO (0x80000000U)
|
|
#define MDIO_USERACCESS0_GO_SHIFT (0x0000001FU)
|
|
|
|
#define MDIO_USERACCESS0_WRITE (0x40000000U)
|
|
#define MDIO_USERACCESS0_READ (0x00000000U)
|
|
#define MDIO_USERACCESS0_WRITE_SHIFT (0x0000001EU)
|
|
|
|
#define MDIO_USERACCESS0_ACK (0x20000000U)
|
|
#define MDIO_USERACCESS0_ACK_SHIFT (0x0000001DU)
|
|
|
|
|
|
#define MDIO_USERACCESS0_REGADR (0x03E00000U)
|
|
#define MDIO_USERACCESS0_REGADR_SHIFT (0x00000015U)
|
|
|
|
#define MDIO_USERACCESS0_PHYADR (0x001F0000U)
|
|
#define MDIO_USERACCESS0_PHYADR_SHIFT (0x00000010U)
|
|
|
|
#define MDIO_USERACCESS0_DATA (0x0000FFFFU)
|
|
#define MDIO_USERACCESS0_DATA_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERPHYSEL0 */
|
|
|
|
|
|
#define MDIO_USERPHYSEL0_LINKSEL (0x00000080U)
|
|
#define MDIO_USERPHYSEL0_LINKSEL_SHIFT (0x00000007U)
|
|
|
|
#define MDIO_USERPHYSEL0_LINKINTENB (0x00000040U)
|
|
#define MDIO_USERPHYSEL0_LINKINTENB_SHIFT (0x00000006U)
|
|
|
|
|
|
#define MDIO_USERPHYSEL0_PHYADRMON (0x0000001FU)
|
|
#define MDIO_USERPHYSEL0_PHYADRMON_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERACCESS1 */
|
|
|
|
#define MDIO_USERACCESS1_GO (0x80000000U)
|
|
#define MDIO_USERACCESS1_GO_SHIFT (0x0000001FU)
|
|
|
|
#define MDIO_USERACCESS1_WRITE (0x40000000U)
|
|
#define MDIO_USERACCESS1_WRITE_SHIFT (0x0000001EU)
|
|
|
|
#define MDIO_USERACCESS1_ACK (0x20000000U)
|
|
#define MDIO_USERACCESS1_ACK_SHIFT (0x0000001DU)
|
|
|
|
|
|
#define MDIO_USERACCESS1_REGADR (0x03E00000U)
|
|
#define MDIO_USERACCESS1_REGADR_SHIFT (0x00000015U)
|
|
|
|
#define MDIO_USERACCESS1_PHYADR (0x001F0000U)
|
|
#define MDIO_USERACCESS1_PHYADR_SHIFT (0x00000010U)
|
|
|
|
#define MDIO_USERACCESS1_DATA (0x0000FFFFU)
|
|
#define MDIO_USERACCESS1_DATA_SHIFT (0x00000000U)
|
|
|
|
|
|
/* USERPHYSEL1 */
|
|
|
|
|
|
#define MDIO_USERPHYSEL1_LINKSEL (0x00000080U)
|
|
#define MDIO_USERPHYSEL1_LINKSEL_SHIFT (0x00000007U)
|
|
|
|
#define MDIO_USERPHYSEL1_LINKINTENB (0x00000040U)
|
|
#define MDIO_USERPHYSEL1_LINKINTENB_SHIFT (0x00000006U)
|
|
|
|
|
|
#define MDIO_USERPHYSEL1_PHYADRMON (0x0000001FU)
|
|
#define MDIO_USERPHYSEL1_PHYADRMON_SHIFT (0x00000000U)
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|