92 lines
1.6 KiB
C
92 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2006-2019, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2019-12-04 Jiaxun Yang Initial version
|
|
*/
|
|
|
|
/**
|
|
* @addtogroup mipssim
|
|
*/
|
|
|
|
/*@{*/
|
|
|
|
#include <rtthread.h>
|
|
#include <rthw.h>
|
|
|
|
#include "mips_regs.h"
|
|
#include "exception.h"
|
|
#include "drv_uart.h"
|
|
|
|
#define CPU_HZ (100 * 1000 * 1000)
|
|
#define RT_HW_HEAP_END (0x80000000 + 64 * 1024 * 1024)
|
|
|
|
extern unsigned char __bss_end;
|
|
|
|
/**
|
|
* This is the timer interrupt service routine.
|
|
*/
|
|
void rt_hw_timer_handler(void)
|
|
{
|
|
unsigned int count;
|
|
|
|
count = read_c0_compare();
|
|
write_c0_compare(count);
|
|
write_c0_count(0);
|
|
/* increase a OS tick */
|
|
rt_tick_increase();
|
|
}
|
|
|
|
/**
|
|
* This function will initial OS timer
|
|
*/
|
|
void rt_hw_timer_init(void)
|
|
{
|
|
write_c0_compare(CPU_HZ/2/RT_TICK_PER_SECOND);
|
|
write_c0_count(0);
|
|
mips_unmask_cpu_irq(7);
|
|
}
|
|
|
|
/**
|
|
* Board level initialization
|
|
*/
|
|
void rt_hw_board_init(void)
|
|
{
|
|
rt_hw_exception_init();
|
|
|
|
/* init hardware interrupt */
|
|
rt_hw_interrupt_init();
|
|
|
|
#ifdef RT_USING_FPU
|
|
/* init hardware fpu */
|
|
rt_hw_fpu_init();
|
|
#endif
|
|
|
|
#ifdef RT_USING_SERIAL
|
|
/* init hardware UART device */
|
|
rt_hw_uart_init();
|
|
/* set console device */
|
|
rt_console_set_device("uart");
|
|
#endif
|
|
|
|
#ifdef RT_USING_HEAP
|
|
rt_system_heap_init((void*)&__bss_end, (void*)RT_HW_HEAP_END);
|
|
#endif
|
|
|
|
/* init operating system timer */
|
|
rt_hw_timer_init();
|
|
|
|
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
|
rt_components_board_init();
|
|
#endif
|
|
|
|
rt_kprintf("Current SR: 0x%08x\n", read_c0_status());
|
|
|
|
}
|
|
|
|
/*@}*/
|