116 lines
3.4 KiB
C
116 lines
3.4 KiB
C
/* generated pin source file - do not edit */
|
|
#include "bsp_api.h"
|
|
#include "r_ioport_api.h"
|
|
|
|
|
|
const ioport_pin_cfg_t g_bsp_pin_cfg_data[] = {
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_00,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_01,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_02,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_03,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_08,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_00_PIN_14,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_01_PIN_08,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_DEBUG)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_01_PIN_09,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_SCI1_3_5_7_9)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_01_PIN_10,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_SCI1_3_5_7_9)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_02_PIN_05,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_SCI0_2_4_6_8)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_02_PIN_06,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_SCI0_2_4_6_8)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_03_PIN_00,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_DEBUG)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_05_PIN_08,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_ANALOG_ENABLE)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_05_PIN_12,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_GPT1)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_06_PIN_04,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_GPT1)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_06_PIN_05,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_GPT1)
|
|
},
|
|
{
|
|
.pin = BSP_IO_PORT_07_PIN_12,
|
|
.pin_cfg = ((uint32_t) IOPORT_CFG_PERIPHERAL_PIN | (uint32_t) IOPORT_PERIPHERAL_GPT1)
|
|
},
|
|
};
|
|
|
|
const ioport_cfg_t g_bsp_pin_cfg = {
|
|
.number_of_pins = sizeof(g_bsp_pin_cfg_data)/sizeof(ioport_pin_cfg_t),
|
|
.p_pin_cfg_data = &g_bsp_pin_cfg_data[0],
|
|
};
|
|
|
|
#if BSP_TZ_SECURE_BUILD
|
|
|
|
void R_BSP_PinCfgSecurityInit(void);
|
|
|
|
/* Initialize SAR registers for secure pins. */
|
|
void R_BSP_PinCfgSecurityInit(void)
|
|
{
|
|
#if (2U == BSP_FEATURE_IOPORT_VERSION)
|
|
uint32_t pmsar[BSP_FEATURE_BSP_NUM_PMSAR];
|
|
#else
|
|
uint16_t pmsar[BSP_FEATURE_BSP_NUM_PMSAR];
|
|
#endif
|
|
memset(pmsar, 0xFF, BSP_FEATURE_BSP_NUM_PMSAR * sizeof(R_PMISC->PMSAR[0]));
|
|
|
|
|
|
for(uint32_t i = 0; i < g_bsp_pin_cfg.number_of_pins; i++)
|
|
{
|
|
uint32_t port_pin = g_bsp_pin_cfg.p_pin_cfg_data[i].pin;
|
|
uint32_t port = port_pin >> 8U;
|
|
uint32_t pin = port_pin & 0xFFU;
|
|
pmsar[port] &= (uint16_t) ~(1U << pin);
|
|
}
|
|
|
|
for(uint32_t i = 0; i < BSP_FEATURE_BSP_NUM_PMSAR; i++)
|
|
{
|
|
#if (2U == BSP_FEATURE_IOPORT_VERSION)
|
|
R_PMISC->PMSAR[i].PMSAR = (uint16_t) pmsar[i];
|
|
#else
|
|
R_PMISC->PMSAR[i].PMSAR = pmsar[i];
|
|
#endif
|
|
}
|
|
|
|
}
|
|
#endif
|