99bdf978d7
* [rtdef] rename RT_WEAK attribute as rt_weak * [rtdef] rename RT_USED attribute as rt_used * [rtdef] rename RT_SECTION attribute as rt_section * [rtdef] rename ALIGN attribute as rt_align * [legacy] add RT_USED ALIGN RT_SECTION RT_WEAK as legacy support
98 lines
2.3 KiB
C
98 lines
2.3 KiB
C
/*
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2008-12-11 XuXinming first version
|
|
* 2013-05-24 Grissiom port to RM48x50
|
|
*/
|
|
|
|
#include <rtthread.h>
|
|
|
|
/**
|
|
* @addtogroup RM48x50
|
|
*/
|
|
/*@{*/
|
|
|
|
/**
|
|
* this function will reset CPU
|
|
*
|
|
*/
|
|
rt_weak void rt_hw_cpu_reset()
|
|
{
|
|
}
|
|
|
|
/**
|
|
* this function will shutdown CPU
|
|
*
|
|
*/
|
|
rt_weak void rt_hw_cpu_shutdown()
|
|
{
|
|
rt_kprintf("shutdown...\n");
|
|
|
|
while (1);
|
|
}
|
|
|
|
#ifdef __TI_COMPILER_VERSION__
|
|
#ifdef RT_USING_CPU_FFS
|
|
int __rt_ffs(int value)
|
|
{
|
|
if (value == 0)
|
|
return value;
|
|
|
|
__asm(" rsb r1, r0, #0");
|
|
__asm(" and r1, r1, r0");
|
|
__asm(" clz r1, r1");
|
|
__asm(" rsb r0, r1, #32");
|
|
}
|
|
#endif
|
|
|
|
void rt_hw_cpu_icache_enable()
|
|
{
|
|
__asm(" MRC p15, #0, r1, c1, c0, #0 ; Read SCTLR configuration data");
|
|
__asm(" ORR r1, r1, #0x1 <<12 ; instruction cache enable");
|
|
__asm(" MCR p15, #0, r0, c7, c5, #0 ; Invalidate entire instruction cache, r0 is ignored");
|
|
__asm(" MCR p15, #0, r1, c1, c0, #0 ; enabled instruction cache");
|
|
__asm(" ISB");
|
|
}
|
|
|
|
void rt_hw_cpu_icache_disable()
|
|
{
|
|
__asm(" MRC p15, #0, r1, c1, c0, #0 ; Read SCTLR configuration data");
|
|
__asm(" BIC r1, r1, #0x1 <<12 ; instruction cache enable");
|
|
__asm(" MCR p15, #0, r1, c1, c0, #0 ; disabled instruction cache");
|
|
__asm(" ISB");
|
|
}
|
|
|
|
void rt_hw_cpu_dcache_enable()
|
|
{
|
|
__asm(" MRC p15, #0, R1, c1, c0, #0 ; Read SCTLR configuration data");
|
|
__asm(" ORR R1, R1, #0x1 <<2");
|
|
__asm(" DSB");
|
|
__asm(" MCR p15, #0, r0, c15, c5, #0 ; Invalidate entire data cache");
|
|
__asm(" MCR p15, #0, R1, c1, c0, #0 ; enabled data cache");
|
|
}
|
|
|
|
void rt_hw_cpu_dcache_disable()
|
|
{
|
|
/* FIXME: Clean entire data cache. This routine depends on the data cache
|
|
* size. It can be omitted if it is known that the data cache has no dirty
|
|
* data. */
|
|
__asm(" MRC p15, #0, r1, c1, c0, #0 ; Read SCTLR configuration data");
|
|
__asm(" BIC r1, r1, #0x1 <<2");
|
|
__asm(" DSB");
|
|
__asm(" MCR p15, #0, r1, c1, c0, #0 ; disabled data cache");
|
|
}
|
|
|
|
#elif __GNUC__
|
|
#ifdef RT_USING_CPU_FFS
|
|
int __rt_ffs(int value)
|
|
{
|
|
return __builtin_ffs(value);
|
|
}
|
|
#endif
|
|
#endif
|
|
/*@}*/
|