libs/rt-thread
libs
/
rt-thread
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
rt-thread/bsp/mm32l07x/Libraries/MM32L0xx/Include/MM32L0xx.h

4985 lines
328 KiB
C
Raw Blame History

This file contains ambiguous Unicode characters

This file contains Unicode characters that might be confused with other characters. If you think that this is intentional, you can safely ignore this warning. Use the Escape button to reveal them.

/**
******************************************************************************
* @file MM32L0xx.h
* @brief CMSIS Cortex-M0 Device Peripheral Access Layer Header File.
* This file contains all the peripheral register's definitions, bits
* definitions and memory mapping for MM32L0xx devices.
* @author AE team
* @version V2.0.0
* @date 22/08/2017
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup MM32L0xx
* @{
*/
#ifndef __MM32L0xx_H
#define __MM32L0xx_H
/** @addtogroup Library_configuration_section
* @{
*/
#if !defined USE_STDPERIPH_DRIVER
/**
* @brief Comment the line below if you will not use the peripherals drivers.
In this case, these drivers will not be included and the application code will
be based on direct access to peripherals registers
*/
/*#define USE_STDPERIPH_DRIVER*/
#endif
/**
* @brief In the following line adjust the value of External High Speed oscillator (HSE)
used in your application
*/
#define HSE_Value ((uint32_t)8000000) /*!< Value of the External oscillator in Hz*/
#define HSE_VALUE HSE_Value
/**
* @brief In the following line adjust the External High Speed oscillator (HSE) Startup
Timeout value
*/
#define HSEStartUp_TimeOut ((uint16_t)0x0500) /*!< Time out for HSE start up */
#define HSE_STARTUP_TIMEOUT HSEStartUp_TimeOut
#define HSI_Value ((uint32_t)8000000) /*!< Value of the Internal oscillator in Hz*/
#define HSI_VALUE HSI_Value
#define HSI_Value_Pll_ON ((uint32_t)48000000/4) /*!< Value of the Internal oscillator in Hz*/
#define HSI_VALUE_PLL_ON HSI_Value_Pll_ON
#define HSI_Value_Pll_OFF ((uint32_t)48000000/6) /*!< Value of the Internal oscillator in Hz*/
#define HSI_VALUE_PLL_OFF HSI_Value_Pll_OFF
/*!< [31:16] MM32L0xx Standard Peripheral Library main version */
#define __MM32L0xx_STDPERIPH_VERSION_MAIN (0x01)
/*!< [15:8] MM32L0xx Standard Peripheral Library sub1 version */
#define __MM32L0xx_STDPERIPH_VERSION_SUB1 (0x00)
/*!< [7:0] MM32L0xx Standard Peripheral Library sub2 version */
#define __MM32L0xx_STDPERIPH_VERSION_SUB2 (0x00)
/*!<MM32L0xx Standard Peripheral Library version number */
#define __MM32L0xx_STDPERIPH_VERSION ((__MM32L0xx_STDPERIPH_VERSION_MAIN << 16)\
| (__MM32L0xx_STDPERIPH_VERSION_SUB1 << 8)\
| __MM32L0xx_STDPERIPH_VERSION_SUB2)
/**
* @}
*/
/** @addtogroup Configuration_section_for_CMSIS
* @{
*/
/**
* @brief Configuration of the Cortex-M0 Processor and Core Peripherals
*/
#define __MPU_PRESENT 0 /*!< MM32L0xx does not provide a MPU present or not */
#define __NVIC_PRIO_BITS 2 /*!< MM32L0xx uses 2 Bits for the Priority Levels */
#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
/*!< Interrupt Number Definition */
typedef enum IRQn
{
/****** Cortex-M0 Processor Exceptions Numbers ****************************************************/
NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
HardFault_IRQn = -13, /*!< 3 Cortex-M0 Hard Fault Interrupt */
SVC_IRQn = -5, /*!< 11 Cortex-M0 SV Call Interrupt */
PendSV_IRQn = -2, /*!< 14 Cortex-M0 Pend SV Interrupt */
SysTick_IRQn = -1, /*!< 15 Cortex-M0 System Tick Interrupt */
WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
PVD_IRQn = 1, /*!< PVD through EXTI Line detect Interrupt */
TAMPER_IRQn = 2, /*!< RTC through EXTI Line Interrupt */
FLASH_IRQn = 3, /*!< FLASH Interrupt */
RCC_CRS_IRQn = 4, /*!< RCC & CRS Interrupt */
EXTI0_1_IRQn = 5, /*!< EXTI Line 0 and 1 Interrupts */
EXTI2_3_IRQn = 6, /*!< EXTI Line 2 and 3 Interrupts */
EXTI4_15_IRQn = 7, /*!< EXTI Line 4 to 15 Interrupts */
DMA1_Channel1_IRQn = 9, /*!< DMA1 Channel 1 Interrupt */
DMA1_Channel2_3_IRQn = 10, /*!< DMA1 Channel 2 and Channel 3 Interrupts */
DMA1_Channel4_5_IRQn = 11, /*!< DMA1 Channel 4 and Channel 5 Interrupts */
ADC_COMP_IRQn = 12, /*!< ADC & COMP Interrupts */
TIM1_BRK_UP_TRG_COM_IRQn = 13, /*!< TIM1 Break, Update, Trigger and Commutation Interrupts */
TIM1_CC_IRQn = 14, /*!< TIM1 Capture Compare Interrupt */
TIM2_IRQn = 15, /*!< TIM2 Interrupt */
TIM3_IRQn = 16, /*!< TIM3 Interrupt */
TIM14_IRQn = 19, /*!< TIM14 Interrupt */
TIM16_IRQn = 21, /*!< TIM16 Interrupt */
TIM17_IRQn = 22, /*!< TIM17 Interrupt */
I2C1_IRQn = 23, /*!< I2C1 Interrupt */
SPI1_IRQn = 25, /*!< SPI1 Interrupt */
SPI2_IRQn = 26, /*!< SPI1 Interrupt */
UART1_IRQn = 27, /*!< UART1 Interrupt */
UART2_IRQn = 28, /*!< UART2 Interrupt */
AES_IRQn = 29, /*!<AES Interrupt */
CAN_IRQn = 30, /*!<AES Interrupt */
USB_IRQn = 31, /*!<AES Interrupt */
} IRQn_Type;
/**
* @}
*/
#include "core_cm0.h"
#include <stdint.h>
/** @addtogroup Exported_types
* @{
*/
/*!< MM32L0xx Standard Peripheral Library old types (maintained for legacy prupose) */
typedef int32_t s32;
typedef int16_t s16;
typedef int8_t s8;
typedef const int32_t sc32; /*!< Read Only */
typedef const int16_t sc16; /*!< Read Only */
typedef const int8_t sc8; /*!< Read Only */
typedef __IO int32_t vs32;
typedef __IO int16_t vs16;
typedef __IO int8_t vs8;
typedef __I int32_t vsc32; /*!< Read Only */
typedef __I int16_t vsc16; /*!< Read Only */
typedef __I int8_t vsc8; /*!< Read Only */
typedef uint32_t u32;
typedef uint16_t u16;
typedef uint8_t u8;
typedef const uint32_t uc32; /*!< Read Only */
typedef const uint16_t uc16; /*!< Read Only */
typedef const uint8_t uc8; /*!< Read Only */
typedef __IO uint32_t vu32;
typedef __IO uint16_t vu16;
typedef __IO uint8_t vu8;
typedef __I uint32_t vuc32; /*!< Read Only */
typedef __I uint16_t vuc16; /*!< Read Only */
typedef __I uint8_t vuc8; /*!< Read Only */
typedef enum {FALSE = 0, TRUE = !FALSE} bool;
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
/**
* @}
*/
/** @addtogroup Peripheral_registers_structures
* @{
*/
/**
* @brief Analog to Digital Converter
*/
typedef struct
{
__IO uint32_t ADDATA;
__IO uint32_t ADCFG;
__IO uint32_t ADCR;
__IO uint32_t ADCHS;
__IO uint32_t ADCMPR;
__IO uint32_t ADSTA;
__IO uint32_t ADDR0;
__IO uint32_t ADDR1;
__IO uint32_t ADDR2;
__IO uint32_t ADDR3;
__IO uint32_t ADDR4;
__IO uint32_t ADDR5;
__IO uint32_t ADDR6;
__IO uint32_t ADDR7;
__IO uint32_t ADDR8;
__IO uint32_t ADDR9;
__IO uint32_t ADDR10;
__IO uint32_t ADDR11;
} ADC_TypeDef;
/**
* @brief Backup Registers
*/
typedef struct
{
uint32_t RESERVED0;//0x00
__IO uint16_t DR1_RESERVED;//0x04
uint16_t RESERVED1;
__IO uint16_t DR2_RESERVED;
uint16_t RESERVED2;
__IO uint16_t DR3_RESERVED;
uint16_t RESERVED3;
__IO uint16_t DR4_RESERVED;//0x10
uint16_t RESERVED4;
__IO uint16_t DR5_RESERVED;
uint16_t RESERVED5;
__IO uint16_t DR6_RESERVED;
uint16_t RESERVED6;
__IO uint16_t DR7_RESERVED;
uint16_t RESERVED7;
__IO uint16_t DR8_RESERVED;//0x20
uint16_t RESERVED8;
__IO uint16_t DR9_RESERVED;
uint16_t RESERVED9;
__IO uint16_t DR10_RESERVED;
uint16_t RESERVED10;
__IO uint16_t RTCCR;//0x2C
uint16_t RESERVED11;
__IO uint16_t CR_RESERVED;//0x30
uint16_t RESERVED12;
__IO uint16_t CSR_RESERVED;//0x34
uint16_t RESERVED13;
uint32_t RESERVED14;//0x38
uint32_t RESERVED15;//0x3C
uint32_t RESERVED16;//0x40
uint32_t RESERVED17;//0x44
uint32_t RESERVED18;//0x48
uint32_t RESERVED19;//0x4C
__IO uint16_t DR1;//0x50
uint16_t RESERVED20;
__IO uint16_t DR2;//0x54
uint16_t RESERVED22;
__IO uint16_t DR3;//0x58
uint16_t RESERVED23;
__IO uint16_t DR4;//0x5C
uint16_t RESERVED24;
__IO uint16_t DR5;//0x60
uint16_t RESERVED25;
__IO uint16_t DR6;//0x64
uint16_t RESERVED26;
__IO uint16_t DR7;//0x68
uint16_t RESERVED27;
__IO uint16_t DR8;//0x6C
uint16_t RESERVED28;
__IO uint16_t DR9;//0x70
uint16_t RESERVED29;
__IO uint16_t DR10;//0x74
uint16_t RESERVED30;
} BKP_TypeDef;
/**
* @brief CAN basic
*/
typedef struct
{
__IO uint32_t CR; //0x00
__IO uint32_t CMR; //0x04
__IO uint32_t SR; //0x08
__IO uint32_t IR; //0x0c
__IO uint32_t ACR; //0x10
__IO uint32_t AMR; //0x14
__IO uint32_t BTR0; //0x18
__IO uint32_t BTR1; //0x1C
__IO uint32_t RESERVED0; //0x20
uint32_t RESERVED1; //0x24
__IO uint32_t TXID0; //0x28
__IO uint32_t TXID1; //0x2c
__IO uint32_t TXDR0; //0x30
__IO uint32_t TXDR1; //0x34
__IO uint32_t TXDR2; //0x38
__IO uint32_t TXDR3; //0x3c
__IO uint32_t TXDR4; //0x40
__IO uint32_t TXDR5; //0x44
__IO uint32_t TXDR6; //0x48
__IO uint32_t TXDR7; //0x4c
__IO uint32_t RXID0; //0x50
__IO uint32_t RXID1; //0x54
__IO uint32_t RXDR0; //0x58
__IO uint32_t RXDR1; //0x5C
__IO uint32_t RXDR2; //0x60
__IO uint32_t RXDR3;
__IO uint32_t RXDR4;
__IO uint32_t RXDR5; //0x6c
__IO uint32_t RXDR6; //0x70
__IO uint32_t RXDR7; //0x74
uint32_t RESERVED2;
__IO uint32_t CDR; //0x7c
}CAN_TypeDef;
/**
* @brief CAN Peli
*/
typedef struct
{
__IO uint32_t MOD;
__IO uint32_t CMR;
__IO uint32_t SR;
__IO uint32_t IR;
__IO uint32_t IER; //0x10h
uint32_t RESERVED0;
__IO uint32_t BTR0;
__IO uint32_t BTR1;
uint32_t RESERVED1; //0x20h
uint32_t RESERVED2;
uint32_t RESERVED3;
__IO uint32_t ALC;
__IO uint32_t ECC; //0x30h
__IO uint32_t EWLR;
__IO uint32_t RXERR;
__IO uint32_t TXERR;
__IO uint32_t FF; //0x40
__IO uint32_t ID0;
__IO uint32_t ID1;
__IO uint32_t DATA0;
__IO uint32_t DATA1; //0x50
__IO uint32_t DATA2;
__IO uint32_t DATA3;
__IO uint32_t DATA4;
__IO uint32_t DATA5; //0x60
__IO uint32_t DATA6;
__IO uint32_t DATA7;
__IO uint32_t DATA8;
__IO uint32_t DATA9; //0x70
__IO uint32_t RMC;
__IO uint32_t RBSA;
__IO uint32_t CDR;
}CAN_Peli_TypeDef;
/**
* @brief Debug MCU
*/
typedef struct
{
__IO uint32_t IDCODE;
__IO uint32_t CR;
}DBGMCU_TypeDef;
/**
* @brief DMA Controller
*/
typedef struct
{
__IO uint32_t CCR;
__IO uint32_t CNDTR;
__IO uint32_t CPAR;
__IO uint32_t CMAR;
} DMA_Channel_TypeDef;
typedef struct
{
__IO uint32_t ISR;
__IO uint32_t IFCR;
} DMA_TypeDef;
/**
* @brief External Interrupt/Event Controller
*/
typedef struct
{
__IO uint32_t IMR;
__IO uint32_t EMR;
__IO uint32_t RTSR;
__IO uint32_t FTSR;
__IO uint32_t SWIER;
__IO uint32_t PR;
} EXTI_TypeDef;
/**
* @brief FLASH Registers
*/
typedef struct
{
__IO uint32_t ACR;
__IO uint32_t KEYR;
__IO uint32_t OPTKEYR;
__IO uint32_t SR;
__IO uint32_t CR;
__IO uint32_t AR;
__IO uint32_t RESERVED;
__IO uint32_t OBR;
__IO uint32_t WRPR;
} FLASH_TypeDef;
/**
* @brief Option Bytes Registers
*/
typedef struct
{
__IO uint16_t RDP;
__IO uint16_t USER;
__IO uint16_t Data0;
__IO uint16_t Data1;
__IO uint16_t WRP0;
__IO uint16_t WRP1;
__IO uint16_t WRP2;
__IO uint16_t WRP3;
} OB_TypeDef;
/**
* @brief General Purpose IO
*/
typedef struct
{
__IO uint32_t CRL;
__IO uint32_t CRH;
__IO uint32_t IDR;
__IO uint32_t ODR;
__IO uint32_t BSRR;
__IO uint32_t BRR;
__IO uint32_t LCKR;
__IO uint32_t RESERVED0;
__IO uint32_t AFRL;
__IO uint32_t AFRH;
} GPIO_TypeDef;
/**
* @brief SysTem Configuration
*/
typedef struct
{
__IO uint32_t CFGR; /*!< SYSCFG configuration register , Address offset: 0x00 */
__IO uint32_t RESERVED0;
__IO uint32_t EXTICR[4];
} SYSCFG_TypeDef;
/**
* @brief Alternate Function IO
*/
typedef struct
{
__IO uint32_t EVCR;
__IO uint32_t MAPR;
__IO uint32_t EXTICR[4];
} AFIO_TypeDef;
/**
* @brief Inter-integrated Circuit Interface
*/
typedef struct
{
__IO uint16_t IC_CON;
uint16_t RESERVED0;
__IO uint16_t IC_TAR;
uint16_t RESERVED1;
__IO uint16_t IC_SAR;
uint16_t RESERVED2;
__IO uint16_t IC_HS_MADDR_RESERVED;
uint16_t RESERVED3;
__IO uint16_t IC_DATA_CMD;
uint16_t RESERVED4;
__IO uint16_t IC_SS_SCL_HCNT;
uint16_t RESERVED5;
__IO uint16_t IC_SS_SCL_LCNT;
uint16_t RESERVED6;
__IO uint16_t IC_FS_SCL_HCNT;
uint16_t RESERVED7;
__IO uint16_t IC_FS_SCL_LCNT;
uint16_t RESERVED8;
__IO uint16_t IC_HS_SCL_HCNT_RESERVED;
uint16_t RESERVED9;
__IO uint16_t IC_HS_SCL_LCNT_RESERVED;
uint16_t RESERVED10;
__IO uint16_t IC_INTR_STAT;
uint16_t RESERVED11;
__IO uint16_t IC_INTR_MASK;
uint16_t RESERVED12;
__IO uint16_t IC_RAW_INTR_STAT;
uint16_t RESERVED13;
__IO uint16_t IC_RX_TL;
uint16_t RESERVED14;
__IO uint16_t IC_TX_TL;
uint16_t RESERVED15;
__IO uint16_t IC_CLR_INTR;
uint16_t RESERVED16;
__IO uint16_t IC_CLR_RX_UNDER;
uint16_t RESERVED17;
__IO uint16_t IC_CLR_RX_OVER;
uint16_t RESERVED18;
__IO uint16_t IC_CLR_TX_OVER;
uint16_t RESERVED19;
__IO uint16_t IC_CLR_RD_REQ;
uint16_t RESERVED20;
__IO uint16_t IC_CLR_TX_ABRT;
uint16_t RESERVED21;
__IO uint16_t IC_CLR_RX_DONE;
uint16_t RESERVED22;
__IO uint16_t IC_CLR_ACTIVITY;
uint16_t RESERVED23;
__IO uint16_t IC_CLR_STOP_DET;
uint16_t RESERVED24;
__IO uint16_t IC_CLR_START_DET;
uint16_t RESERVED25;
__IO uint16_t IC_CLR_GEN_CALL;
uint16_t RESERVED26;
__IO uint16_t IC_ENABLE;
uint16_t RESERVED27;
__IO uint32_t IC_STATUS;
__IO uint32_t IC_TXFLR;
__IO uint32_t IC_RXFLR;
__IO uint32_t IC_SDA_HOLD;
__IO uint32_t IC_TX_ABRT_SOURCE_RESERVED;
__IO uint32_t IC_SLV_DATA_NACK_ONLY_RESERVED;
__IO uint32_t IC_DMA_CR;
__IO uint32_t IC_DMA_TDLR_RESERVED;
__IO uint32_t IC_DMA_RDLR_RESERVED;
__IO uint32_t IC_SDA_SETUP;
__IO uint32_t IC_ACK_GENERAL_CALL;
} I2C_TypeDef;
/**
* @brief Independent WATCHDOG
*/
typedef struct
{
__IO uint32_t KR;
__IO uint32_t PR;
__IO uint32_t RLR;
__IO uint32_t SR;
} IWDG_TypeDef;
/**
* @brief Power Control
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CSR;
} PWR_TypeDef;
/**
* @brief Reset and Clock Control
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CFGR;
__IO uint32_t CIR;
__IO uint32_t APB2RSTR;
__IO uint32_t APB1RSTR;
__IO uint32_t AHBENR;
__IO uint32_t APB2ENR;
__IO uint32_t APB1ENR;
__IO uint32_t BDCR;
__IO uint32_t CSR;
} RCC_TypeDef;
/**
* @brief Serial Peripheral Interface
*/
typedef struct
{
__IO uint32_t TXREG;
__IO uint32_t RXREG;
__IO uint16_t CSTAT;
uint16_t RESERVED0;
__IO uint16_t INTSTAT;
uint16_t RESERVED1;
__IO uint16_t INTEN;
uint16_t RESERVED2;
__IO uint16_t INTCLR;
uint16_t RESERVED3;
__IO uint16_t GCTL;
uint16_t RESERVED4;
__IO uint16_t CCTL;
uint16_t RESERVED5;
__IO uint16_t SPBRG;
uint16_t RESERVED6;
__IO uint16_t RXDNR;
uint16_t RESERVED7;
__IO uint16_t NSSR;
uint16_t RESERVED8;
__IO uint16_t EXTCTL;
uint16_t RESERVED9;
} SPI_TypeDef;
/**
* @brief TIM
*/
typedef struct
{
__IO uint32_t CR1;
__IO uint32_t CR2;
__IO uint32_t SMCR;
__IO uint32_t DIER;
__IO uint32_t SR;
__IO uint32_t EGR;
__IO uint32_t CCMR1;
__IO uint32_t CCMR2;
__IO uint32_t CCER;
__IO uint32_t CNT;
__IO uint32_t PSC;
__IO uint32_t ARR;
__IO uint32_t RCR;
__IO uint32_t CCR1;
__IO uint32_t CCR2;
__IO uint32_t CCR3;
__IO uint32_t CCR4;
__IO uint32_t BDTR;
__IO uint32_t DCR;
__IO uint32_t DMAR;
} TIM_TypeDef;
/**
* @brief Universal Synchronous Asynchronous Receiver Transmitter
*/
typedef struct
{
__IO uint32_t TDR;
__IO uint32_t RDR;
__IO uint32_t CSR;
__IO uint32_t ISR;
__IO uint32_t IER;
__IO uint32_t ICR;
__IO uint32_t GCR;
__IO uint32_t CCR;
__IO uint32_t BRR;
__IO uint32_t FRA;
} UART_TypeDef;
/**
* @brief Window WATCHDOG
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CFR;
__IO uint32_t SR;
} WWDG_TypeDef;
typedef struct
{
__IO uint32_t CR;
__IO uint32_t SR;
__IO uint32_t DINR;
__IO uint32_t DOUTR;
__IO uint32_t KEYR0;
__IO uint32_t KEYR1;
__IO uint32_t KEYR2;
__IO uint32_t KEYR3;
__IO uint32_t IVR0;
__IO uint32_t IVR1;
__IO uint32_t IVR2;
__IO uint32_t IVR3;
__IO uint32_t KEYR4;
__IO uint32_t KEYR5;
__IO uint32_t KEYR6;
__IO uint32_t KEYR7;
} AES_TypeDef;
/**
* @brief CRS
*/
typedef struct
{
__IO uint32_t CR;
__IO uint32_t CFGR;
__IO uint32_t ISR;
__IO uint32_t ICR;
} CRS_TypeDef;
/**
* @brief Analog Comparators
*/
typedef struct
{
__IO uint32_t CSR; /*!< Comparator control Status register, Address offset: 0x00 */
} COMP_TypeDef;
/**
* @brief USB
*/
typedef struct
{
__IO uint32_t TOP; /*! Address offset: 0x00 */
__IO uint32_t INT_STATE; /*! Address offset: 0x04 */
__IO uint32_t EP_INT_STATE; /*! Address offset: 0x08 */
__IO uint32_t EP0_INT_STATE; /*! Address offset: 0x0C */
__IO uint32_t INT_EN; /*! Address offset: 0x10 */
__IO uint32_t EP_INT_EN; /*! Address offset: 0x14 */
__IO uint32_t EP0_INT_EN; /*! Address offset: 0x18 */
__IO uint32_t RESERVED0;
__IO uint32_t EP1_INT_STATE; /*! Address offset: 0x20 */
__IO uint32_t EP2_INT_STATE; /*! Address offset: 0x24 */
__IO uint32_t EP3_INT_STATE; /*! Address offset: 0x28 */
__IO uint32_t EP4_INT_STATE; /*! Address offset: 0x2C */
__IO uint32_t RESERVED1; /*! Address offset: 0x30 */
__IO uint32_t RESERVED2; /*! Address offset: 0x34 */
__IO uint32_t RESERVED3; /*! Address offset: 0x38 */
__IO uint32_t RESERVED4; /*! Address offset: 0x3C */
__IO uint32_t EP1_INT_EN; /*! Address offset: 0x40 */
__IO uint32_t EP2_INT_EN; /*! Address offset: 0x44 */
__IO uint32_t EP3_INT_EN; /*! Address offset: 0x48 */
__IO uint32_t EP4_INT_EN; /*! Address offset: 0x4C */
__IO uint32_t RESERVED5; /*! Address offset: 0x50 */
__IO uint32_t RESERVED6; /*! Address offset: 0x54 */
__IO uint32_t RESERVED7; /*! Address offset: 0x58 */
__IO uint32_t RESERVED8; /*! Address offset: 0x5C */
__IO uint32_t ADDR; /*! Address offset: 0x60 */
__IO uint32_t EP_EN; /*! Address offset: 0x64 */
__IO uint32_t RESERVED9; /*! Address offset: 0x68 */
__IO uint32_t RESERVED10; /*! Address offset: 0x6C */
__IO uint32_t RESERVED11; /*! Address offset: 0x70 */
__IO uint32_t RESERVED12; /*! Address offset: 0x74 */
__IO uint32_t TOG_CTRL1_4; /*! Address offset: 0x78 */
__IO uint32_t RESERVED13; /*! Address offset: 0x7C */
__IO uint32_t SETUP[8]; /*! Address offset: 0x80 */
__IO uint32_t PAKET_SIZE0; /*! Address offset: 0xA0 */
__IO uint32_t PAKET_SIZE1; /*! Address offset: 0xA4 */
__IO uint32_t RESERVED14; /*! Address offset: 0xA8 */
__IO uint32_t RESERVED15; /*! Address offset: 0xAC */
__IO uint32_t RESERVED16; /*! Address offset: 0xB0 */
__IO uint32_t RESERVED17; /*! Address offset: 0xB4 */
__IO uint32_t RESERVED18; /*! Address offset: 0xB8 */
__IO uint32_t RESERVED19; /*! Address offset: 0xBC */
__IO uint32_t RESERVED20; /*! Address offset: 0xC0 */
__IO uint32_t RESERVED21; /*! Address offset: 0xC4 */
__IO uint32_t RESERVED22; /*! Address offset: 0xC8 */
__IO uint32_t RESERVED23; /*! Address offset: 0xCC */
__IO uint32_t RESERVED24; /*! Address offset: 0xD0 */
__IO uint32_t RESERVED25; /*! Address offset: 0xD4 */
__IO uint32_t RESERVED26; /*! Address offset: 0xD8 */
__IO uint32_t RESERVED27; /*! Address offset: 0xDC */
__IO uint32_t RESERVED28; /*! Address offset: 0xE0 */
__IO uint32_t RESERVED29; /*! Address offset: 0xE4 */
__IO uint32_t RESERVED30; /*! Address offset: 0xE8 */
__IO uint32_t RESERVED31; /*! Address offset: 0xEC */
__IO uint32_t RESERVED32; /*! Address offset: 0xF0 */
__IO uint32_t RESERVED33; /*! Address offset: 0xF4 */
__IO uint32_t RESERVED34; /*! Address offset: 0xF8 */
__IO uint32_t RESERVED35; /*! Address offset: 0xFC */
__IO uint32_t EP0_AVIL; /*! Address offset: 0x100 */
__IO uint32_t EP1_AVIL; /*! Address offset: 0x104 */
__IO uint32_t EP2_AVIL; /*! Address offset: 0x108 */
__IO uint32_t EP3_AVIL; /*! Address offset: 0x10C */
__IO uint32_t EP4_AVIL; /*! Address offset: 0x110 */
__IO uint32_t RESERVED36; /*! Address offset: 0x114 */
__IO uint32_t RESERVED37; /*! Address offset: 0x118 */
__IO uint32_t RESERVED38; /*! Address offset: 0x11C */
__IO uint32_t RESERVED39; /*! Address offset: 0x120 */
__IO uint32_t RESERVED40; /*! Address offset: 0x124 */
__IO uint32_t RESERVED41; /*! Address offset: 0x128 */
__IO uint32_t RESERVED42; /*! Address offset: 0x12C */
__IO uint32_t RESERVED43; /*! Address offset: 0x130 */
__IO uint32_t RESERVED44; /*! Address offset: 0x134 */
__IO uint32_t RESERVED45; /*! Address offset: 0x138 */
__IO uint32_t RESERVED46; /*! Address offset: 0x13C */
__IO uint32_t EP0_CTRL; /*! Address offset: 0x140 */
__IO uint32_t EP1_CTRL; /*! Address offset: 0x144 */
__IO uint32_t EP2_CTRL; /*! Address offset: 0x148 */
__IO uint32_t EP3_CTRL; /*! Address offset: 0x14C */
__IO uint32_t EP4_CTRL; /*! Address offset: 0x150 */
__IO uint32_t RESERVED47; /*! Address offset: 0x154 */
__IO uint32_t RESERVED48; /*! Address offset: 0x158 */
__IO uint32_t RESERVED49; /*! Address offset: 0x15C */
__IO uint32_t EP0_FIFO; /*! Address offset: 0x160 */
__IO uint32_t EP1_FIFO; /*! Address offset: 0x164 */
__IO uint32_t EP2_FIFO; /*! Address offset: 0x168 */
__IO uint32_t EP3_FIFO; /*! Address offset: 0x16C */
__IO uint32_t EP4_FIFO; /*! Address offset: 0x170 */
__IO uint32_t RESERVED51; /*! Address offset: 0x174 */
__IO uint32_t RESERVED52; /*! Address offset: 0x178 */
__IO uint32_t RESERVED53; /*! Address offset: 0x17C */
__IO uint32_t RESERVED54; /*! Address offset: 0x180 */
__IO uint32_t EP_DMA; /*! Address offset: 0x184 */
__IO uint32_t EP_HALT; /*! Address offset: 0x188 */
__IO uint32_t RESERVED55; /*! Address offset: 0x18C */
__IO uint32_t RESERVED56; /*! Address offset: 0x190 */
__IO uint32_t RESERVED57; /*! Address offset: 0x194 */
__IO uint32_t RESERVED58; /*! Address offset: 0x198 */
__IO uint32_t RESERVED59; /*! Address offset: 0x19C */
__IO uint32_t RESERVED60; /*! Address offset: 0x1A0 */
__IO uint32_t RESERVED61; /*! Address offset: 0x1A4 */
__IO uint32_t RESERVED62; /*! Address offset: 0x1A8 */
__IO uint32_t RESERVED63; /*! Address offset: 0x1AC */
__IO uint32_t RESERVED64; /*! Address offset: 0x1B0 */
__IO uint32_t RESERVED65; /*! Address offset: 0x1B4 */
__IO uint32_t RESERVED66; /*! Address offset: 0x1B8 */
__IO uint32_t RESERVED67; /*! Address offset: 0x1BC */
__IO uint32_t POWER; /*! Address offset: 0x1C0 */
} USB_TypeDef;
/**
* @}
*/
/** @addtogroup Peripheral_memory_map
* @{
*/
#define FLASH_BASE ((uint32_t)0x08000000) /*!< FLASH base address in the alias region */
#define PERIPH_BB_BASE ((uint32_t)0x42000000) /*!< Peripheral base address in the alias region */
#define SRAM_BB_BASE ((uint32_t)0x22000000) /*!< SRAM base address in the alias region */
#define SRAM_BASE ((uint32_t)0x20000000) /*!< Peripheral base address in the bit-band region */
#define PERIPH_BASE ((uint32_t)0x40000000) /*!< SRAM base address in the bit-band region */
/*!< Peripheral memory map */
#define APB1PERIPH_BASE PERIPH_BASE
#define APBPERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)
#define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)
#define TIM2_BASE (APB1PERIPH_BASE + 0x0000)
#define TIM3_BASE (APB1PERIPH_BASE + 0x0400)
#define TIM4_BASE (APB1PERIPH_BASE + 0x0800)
#define RTC_BASE (APB1PERIPH_BASE + 0x2800)
#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)
#define IWDG_BASE (APB1PERIPH_BASE + 0x3000)
#define SPI2_BASE (APB1PERIPH_BASE + 0x3800)
#define UART2_BASE (APB1PERIPH_BASE + 0x4400)
#define I2C1_BASE (APB1PERIPH_BASE + 0x5400)
#define CAN1_BASE (APB1PERIPH_BASE + 0x6400)
#define BKP_BASE (APB1PERIPH_BASE + 0x2800)
#define PWR_BASE (APB1PERIPH_BASE + 0x7000)
#define SYSCFG_BASE (APB2PERIPH_BASE + 0x0000)
#define EXTI_BASE (APB2PERIPH_BASE + 0x0400)
#define GPIOA_BASE (0x48000000)
#define GPIOB_BASE (0x48000400)
#define GPIOC_BASE (0x48000800)
#define GPIOD_BASE (0x48000C00)
#define AES_BASE (0x40026000)
#define CRS_BASE (0x40006C00)
#define USB_BASE (0x40005C00)
#define COMP_BASE (APB2PERIPH_BASE + 0x00003C00)
#define COMP1_BASE (APB2PERIPH_BASE + 0x00003C00)
#define COMP2_BASE (APB2PERIPH_BASE + 0x00003C04)
#define ADC1_BASE (APB2PERIPH_BASE + 0x2400)
#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)
#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)
#define UART1_BASE (APB2PERIPH_BASE + 0x3800)
#define TIM14_BASE (APB2PERIPH_BASE + 0x4000)
#define TIM16_BASE (APB2PERIPH_BASE + 0x4400)
#define TIM17_BASE (APB2PERIPH_BASE + 0x4800)
#define DMA1_BASE (AHBPERIPH_BASE + 0x0000)
#define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x0008)
#define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x001C)
#define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x0030)
#define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x0044)
#define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x0058)
#define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x006C)
#define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x0080)
#define RCC_BASE (AHBPERIPH_BASE + 0x1000)
#define FLASH_R_BASE (AHBPERIPH_BASE + 0x2000) /*!< Flash registers base address */
#define OB_BASE ((uint32_t)0x1FFFF800) /*!< Flash Option Bytes base address */
#define DBGMCU_BASE ((uint32_t)0xE0042000) /*!< Debug MCU registers base address */
/**
* @}
*/
/** @addtogroup Peripheral_declaration
* @{
*/
#define TIM2 ((TIM_TypeDef *) TIM2_BASE)
#define TIM3 ((TIM_TypeDef *) TIM3_BASE)
#define TIM14 ((TIM_TypeDef *) TIM14_BASE)
#define TIM16 ((TIM_TypeDef *) TIM16_BASE)
#define TIM17 ((TIM_TypeDef *) TIM17_BASE)
#define RTC ((RTC_TypeDef *) RTC_BASE)
#define WWDG ((WWDG_TypeDef *) WWDG_BASE)
#define IWDG ((IWDG_TypeDef *) IWDG_BASE)
#define SPI2 ((SPI_TypeDef *) SPI2_BASE)
#define UART2 ((UART_TypeDef *) UART2_BASE)
#define I2C1 ((I2C_TypeDef *) I2C1_BASE)
#define CAN1 ((CAN_TypeDef *) CAN1_BASE)
#define CAN1_PELI ((CAN_Peli_TypeDef *) CAN1_BASE)
#define BKP ((BKP_TypeDef *) BKP_BASE)
#define PWR ((PWR_TypeDef *) PWR_BASE)
#define EXTI ((EXTI_TypeDef *) EXTI_BASE)
#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)
#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)
#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)
#define ADC1 ((ADC_TypeDef *) ADC1_BASE)
#define TIM1 ((TIM_TypeDef *) TIM1_BASE)
#define SPI1 ((SPI_TypeDef *) SPI1_BASE)
#define UART1 ((UART_TypeDef *) UART1_BASE)
#define UART2 ((UART_TypeDef *) UART2_BASE)
#define DMA1 ((DMA_TypeDef *) DMA1_BASE)
#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
#define RCC ((RCC_TypeDef *) RCC_BASE)
#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)
#define OB ((OB_TypeDef *) OB_BASE)
#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)
#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)
#define COMP ((COMP_TypeDef *) COMP_BASE)
#define COMP1 ((COMP_TypeDef *) COMP1_BASE)
#define COMP2 ((COMP_TypeDef *) COMP2_BASE)
#define AES ((AES_TypeDef *) AES_BASE)
#define CRS ((CRS_TypeDef *) CRS_BASE)
#define USB ((USB_TypeDef*) USB_BASE )
/**
* @}
*/
/** @addtogroup Exported_constants
* @{
*/
/** @addtogroup Peripheral_Registers_Bits_Definition
* @{
*/
/******************************************************************************/
/* Peripheral Registers_Bits_Definition */
/******************************************************************************/
/******************************************************************************/
/* */
/* Advanced Encryption Standard (AES) */
/* */
/******************************************************************************/
/******************* Bit definition for AES_CR register *********************/
#define AES_CR_EN ((uint32_t)0x00000001) /*!< AES Enable */
#define AES_CR_DATATYPE ((uint32_t)0x00000006) /*!< Data type selection */
#define AES_CR_DATATYPE_0 ((uint32_t)0x00000002) /*!< Bit 0 */
#define AES_CR_DATATYPE_1 ((uint32_t)0x00000004) /*!< Bit 1 */
#define AES_CR_MODE ((uint32_t)0x00000018) /*!< AES Mode Of Operation */
#define AES_CR_MODE_0 ((uint32_t)0x00000008) /*!< Bit 0 */
#define AES_CR_MODE_1 ((uint32_t)0x00000010) /*!< Bit 1 */
#define AES_CR_CHMOD ((uint32_t)0x00000060) /*!< AES Chaining Mode */
#define AES_CR_CHMOD_0 ((uint32_t)0x00000020) /*!< Bit 0 */
#define AES_CR_CHMOD_1 ((uint32_t)0x00000040) /*!< Bit 1 */
#define AES_CR_CCFC ((uint32_t)0x00000080) /*!< Computation Complete Flag Clear */
#define AES_CR_ERRC ((uint32_t)0x00000100) /*!< Error Clear */
#define AES_CR_CCFIE ((uint32_t)0x00000200) /*!< Computation Complete Interrupt Enable */
#define AES_CR_ERRIE ((uint32_t)0x00000400) /*!< Error Interrupt Enable */
#define AES_CR_DMAINEN ((uint32_t)0x00000800) /*!< DMA ENable managing the data input phase */
#define AES_CR_DMAOUTEN ((uint32_t)0x00001000) /*!< DMA Enable managing the data output phase */
/******************* Bit definition for AES_SR register *********************/
#define AES_SR_CCF ((uint32_t)0x00000001) /*!< Computation Complete Flag */
#define AES_SR_RDERR ((uint32_t)0x00000002) /*!< Read Error Flag */
#define AES_SR_WRERR ((uint32_t)0x00000004) /*!< Write Error Flag */
/******************* Bit definition for AES_DINR register *******************/
#define AES_DINR ((uint32_t)0xFFFFFFFF) /*!< AES Data Input Register */
/******************* Bit definition for AES_DOUTR register ******************/
#define AES_DOUTR ((uint32_t)0xFFFFFFFF) /*!< AES Data Output Register */
/******************* Bit definition for AES_KEYR0 register ******************/
#define AES_KEYR0 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 0 */
/******************* Bit definition for AES_KEYR1 register ******************/
#define AES_KEYR1 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 1 */
/******************* Bit definition for AES_KEYR2 register ******************/
#define AES_KEYR2 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 2 */
/******************* Bit definition for AES_KEYR3 register ******************/
#define AES_KEYR3 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 3 */
/******************* Bit definition for AES_IVR0 register *******************/
#define AES_IVR0 ((uint32_t)0xFFFFFFFF) /*!< AES Initialization Vector Register 0 */
/******************* Bit definition for AES_IVR1 register *******************/
#define AES_IVR1 ((uint32_t)0xFFFFFFFF) /*!< AES Initialization Vector Register 1 */
/******************* Bit definition for AES_IVR2 register *******************/
#define AES_IVR2 ((uint32_t)0xFFFFFFFF) /*!< AES Initialization Vector Register 2 */
/******************* Bit definition for AES_IVR3 register *******************/
#define AES_IVR3 ((uint32_t)0xFFFFFFFF) /*!< AES Initialization Vector Register 3 */
/******************* Bit definition for AES_KEYR4 register ******************/
#define AES_KEYR4 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 4 */
/******************* Bit definition for AES_KEYR5 register ******************/
#define AES_KEYR5 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 5 */
/******************* Bit definition for AES_KEYR6 register ******************/
#define AES_KEYR6 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 6 */
/******************* Bit definition for AES_KEYR7 register ******************/
#define AES_KEYR7 ((uint32_t)0xFFFFFFFF) /*!< AES Key Register 7 */
/******************************************************************************/
/* */
/* Power Control */
/* */
/******************************************************************************/
/******************** Bit definition for PWR_CR register ********************/
#define PWR_CR_PDDS ((uint16_t)0x0002) /*!< Power Down Deepsleep */
#define PWR_CR_CWUF ((uint16_t)0x0004) /*!< Clear Wakeup Flag */
#define PWR_CR_CSBF ((uint16_t)0x0008) /*!< Clear Standby Flag */
#define PWR_CR_PVDE ((uint16_t)0x0010) /*!< Power Voltage Detector Enable */
#define PWR_CR_PLS ((uint16_t)0x1E00) /*!< PLS[2:0] bits (PVD Level Selection) */
#define PWR_CR_PLS_0 ((uint16_t)0x0200) /*!< Bit 0 */
#define PWR_CR_PLS_1 ((uint16_t)0x0400) /*!< Bit 1 */
#define PWR_CR_PLS_2 ((uint16_t)0x0800) /*!< Bit 2 */
#define PWR_CR_PLS_3 ((uint16_t)0x1000) /*!< Bit 3 */
/*!< PVD level configuration */
#define PWR_CR_PLS_1V8 ((uint16_t)0x0000) /*!< PVD level 1.8V */
#define PWR_CR_PLS_2V1 ((uint16_t)0x0200) /*!< PVD level 2.1V */
#define PWR_CR_PLS_2V4 ((uint16_t)0x0400) /*!< PVD level 2.4V */
#define PWR_CR_PLS_2V7 ((uint16_t)0x0600) /*!< PVD level 2.7V */
#define PWR_CR_PLS_3V0 ((uint16_t)0x0800) /*!< PVD level 3.0V */
#define PWR_CR_PLS_3V3 ((uint16_t)0x0A00) /*!< PVD level 3.3V */
#define PWR_CR_PLS_3V6 ((uint16_t)0x0C00) /*!< PVD level 3.6V */
#define PWR_CR_PLS_3V9 ((uint16_t)0x0E00) /*!< PVD level 3.9V */
#define PWR_CR_PLS_4V2 ((uint16_t)0x1000) /*!< PVD level 4.2V */
#define PWR_CR_PLS_4V5 ((uint16_t)0x1200) /*!< PVD level 4.5V */
#define PWR_CR_PLS_4V8 ((uint16_t)0x1400) /*!< PVD level 4.8V */
/******************* Bit definition for PWR_CSR register ********************/
#define PWR_CSR_WUF ((uint16_t)0x0001) /*!< Wakeup Flag */
#define PWR_CSR_SBF ((uint16_t)0x0002) /*!< Standby Flag */
#define PWR_CSR_PVDO ((uint16_t)0x0004) /*!< PVD Output */
#define PWR_CSR_EWUP ((uint16_t)0x0100) /*!< Enable WKUP pin */
/******************************************************************************/
/* */
/* Backup registers */
/* */
/******************************************************************************/
/******************* Bit definition for BKP_DR1 register ********************/
#define BKP_DR1_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR2 register ********************/
#define BKP_DR2_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR3 register ********************/
#define BKP_DR3_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR4 register ********************/
#define BKP_DR4_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR5 register ********************/
#define BKP_DR5_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR6 register ********************/
#define BKP_DR6_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR7 register ********************/
#define BKP_DR7_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR8 register ********************/
#define BKP_DR8_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR9 register ********************/
#define BKP_DR9_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************* Bit definition for BKP_DR10 register *******************/
#define BKP_DR10_D ((uint16_t)0xFFFF) /*!< Backup data */
/******************************************************************************/
/* */
/* Reset and Clock Control */
/* */
/******************************************************************************/
/******************** Bit definition for RCC_CR register ********************/
#define RCC_CR_HSION ((uint32_t)0x00000001) /*!< Internal High Speed clock enable */
#define RCC_CR_HSIRDY ((uint32_t)0x00000002) /*!< Internal High Speed clock ready flag */
#define RCC_CR_HSITEN ((uint32_t)0x00000004) /*!< Internal High Speed clock trimming */
#define RCC_CR_HSICAL ((uint32_t)0x0000FF00) /*!< Internal High Speed clock Calibration */
#define RCC_CR_HSEON ((uint32_t)0x00010000) /*!< External High Speed clock enable */
#define RCC_CR_HSERDY ((uint32_t)0x00020000) /*!< External High Speed clock ready flag */
#define RCC_CR_HSEBYP ((uint32_t)0x00040000) /*!< External High Speed clock Bypass */
#define RCC_CR_CSSON ((uint32_t)0x00080000) /*!< Clock Security System enable */
#define RCC_CR_PLLON ((uint32_t)0x01000000) /*!< PLL enable */
#define RCC_CR_PLLRDY ((uint32_t)0x02000000) /*!< PLL clock ready flag */
#define RCC_CR_PLLDN ((uint32_t)0xFC000000) /*!< PLLDN[5:0] bits */
#define RCC_CR_PLLDN_0 ((uint32_t)0x04000000) /*!< Bit 0 */
#define RCC_CR_PLLDN_1 ((uint32_t)0x08000000) /*!< Bit 1 */
#define RCC_CR_PLLDN_2 ((uint32_t)0x10000000) /*!< Bit 2 */
#define RCC_CR_PLLDN_3 ((uint32_t)0x20000000) /*!< Bit 3 */
#define RCC_CR_PLLDN_4 ((uint32_t)0x40000000) /*!< Bit 4 */
#define RCC_CR_PLLDN_5 ((uint32_t)0x80000000) /*!< Bit 5 */
#define RCC_CR_PLLDM ((uint32_t)0x00700000) /*!< PLLDM[2:0] bits */
#define RCC_CR_PLLDM_0 ((uint32_t)0x00100000) /*!< Bit 0 */
#define RCC_CR_PLLDM_1 ((uint32_t)0x00200000) /*!< Bit 1 */
#define RCC_CR_PLLDM_2 ((uint32_t)0x00400000) /*!< Bit 2 */
/******************* Bit definition for RCC_CFGR register *******************/
#define RCC_CFGR_SW ((uint32_t)0x00000003) /*!< SW[1:0] bits (System clock Switch) */
#define RCC_CFGR_SW_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define RCC_CFGR_SW_1 ((uint32_t)0x00000002) /*!< Bit 1 */
/*!< SW configuration */
#define RCC_CFGR_SW_HSI ((uint32_t)0x00000000) /*!< HSI selected as system clock */
#define RCC_CFGR_SW_HSE ((uint32_t)0x00000001) /*!< HSE selected as system clock */
#define RCC_CFGR_SW_PLL ((uint32_t)0x00000002) /*!< PLL selected as system clock */
#define RCC_CFGR_SW_LSI ((uint32_t)0x00000003) /*!< LSI selected as system clock */
#define RCC_CFGR_SWS ((uint32_t)0x0000000C) /*!< SWS[1:0] bits (System Clock Switch Status) */
#define RCC_CFGR_SWS_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define RCC_CFGR_SWS_1 ((uint32_t)0x00000008) /*!< Bit 1 */
/*!< SWS configuration */
#define RCC_CFGR_SWS_HSI ((uint32_t)0x00000000) /*!< HSI oscillator used as system clock */
#define RCC_CFGR_SWS_HSE ((uint32_t)0x00000004) /*!< HSE oscillator used as system clock */
#define RCC_CFGR_SWS_PLL ((uint32_t)0x00000008) /*!< PLL used as system clock */
#define RCC_CFGR_SWS_LSI ((uint32_t)0x0000000C) /*!< LSI used as system clock */
#define RCC_CFGR_HPRE ((uint32_t)0x000000F0) /*!< HPRE[3:0] bits (AHB prescaler) */
#define RCC_CFGR_HPRE_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define RCC_CFGR_HPRE_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define RCC_CFGR_HPRE_2 ((uint32_t)0x00000040) /*!< Bit 2 */
#define RCC_CFGR_HPRE_3 ((uint32_t)0x00000080) /*!< Bit 3 */
/*!< HPRE configuration */
#define RCC_CFGR_HPRE_DIV1 ((uint32_t)0x00000000) /*!< SYSCLK not divided */
#define RCC_CFGR_HPRE_DIV2 ((uint32_t)0x00000080) /*!< SYSCLK divided by 2 */
#define RCC_CFGR_HPRE_DIV4 ((uint32_t)0x00000090) /*!< SYSCLK divided by 4 */
#define RCC_CFGR_HPRE_DIV8 ((uint32_t)0x000000A0) /*!< SYSCLK divided by 8 */
#define RCC_CFGR_HPRE_DIV16 ((uint32_t)0x000000B0) /*!< SYSCLK divided by 16 */
#define RCC_CFGR_HPRE_DIV64 ((uint32_t)0x000000C0) /*!< SYSCLK divided by 64 */
#define RCC_CFGR_HPRE_DIV128 ((uint32_t)0x000000D0) /*!< SYSCLK divided by 128 */
#define RCC_CFGR_HPRE_DIV256 ((uint32_t)0x000000E0) /*!< SYSCLK divided by 256 */
#define RCC_CFGR_HPRE_DIV512 ((uint32_t)0x000000F0) /*!< SYSCLK divided by 512 */
#define RCC_CFGR_PPRE1 ((uint32_t)0x00000700) /*!< PRE1[2:0] bits (APB1 prescaler) */
#define RCC_CFGR_PPRE1_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define RCC_CFGR_PPRE1_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define RCC_CFGR_PPRE1_2 ((uint32_t)0x00000400) /*!< Bit 2 */
/*!< PPRE1 configuration */
#define RCC_CFGR_PPRE1_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
#define RCC_CFGR_PPRE1_DIV2 ((uint32_t)0x00000400) /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE1_DIV4 ((uint32_t)0x00000500) /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE1_DIV8 ((uint32_t)0x00000600) /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE1_DIV16 ((uint32_t)0x00000700) /*!< HCLK divided by 16 */
#define RCC_CFGR_PPRE2 ((uint32_t)0x00003800) /*!< PRE2[2:0] bits (APB2 prescaler) */
#define RCC_CFGR_PPRE2_0 ((uint32_t)0x00000800) /*!< Bit 0 */
#define RCC_CFGR_PPRE2_1 ((uint32_t)0x00001000) /*!< Bit 1 */
#define RCC_CFGR_PPRE2_2 ((uint32_t)0x00002000) /*!< Bit 2 */
/*!< PPRE2 configuration */
#define RCC_CFGR_PPRE2_DIV1 ((uint32_t)0x00000000) /*!< HCLK not divided */
#define RCC_CFGR_PPRE2_DIV2 ((uint32_t)0x00002000) /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE2_DIV4 ((uint32_t)0x00002800) /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE2_DIV8 ((uint32_t)0x00003000) /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE2_DIV16 ((uint32_t)0x00003800) /*!< HCLK divided by 16 */
#define RCC_CFGR_PLLSRC ((uint32_t)0x00010000) /*!< PLL entry clock source */
#define RCC_CFGR_PLLXTPRE ((uint32_t)0x00020000) /*!< HSE divider for PLL entry */
#define RCC_CFGR_USBPRE ((uint32_t)0x00C00000) /*!< USBPRE[2:0] bits (USB prescaler)*/
#define RCC_CFGR_USBPRE_0 ((uint32_t)0x00400000) /*!< Bit 0 */
#define RCC_CFGR_USBPRE_1 ((uint32_t)0x00800000) /*!< Bit 1 */
/*!< USBPRE configuration */
#define RCC_CFGR_USBPRE_DIV1 ((uint32_t)0x00000000) /*!< PLL clock not divided for usb clock*/
#define RCC_CFGR_USBPRE_DIV2 ((uint32_t)0x00400000) /*!< PLL clock divided by 2 for usb clock*/
#define RCC_CFGR_USBPRE_DIV3 ((uint32_t)0x00800000) /*!< PLL clock divided by 3 for usb clock*/
#define RCC_CFGR_USBPRE_DIV4 ((uint32_t)0x00C00000) /*!< PLL clock divided by 4 for usb clock*/
#define RCC_CFGR_MCO ((uint32_t)0x07000000) /*!< MCO[2:0] bits (Microcontroller Clock Output) */
#define RCC_CFGR_MCO_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define RCC_CFGR_MCO_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define RCC_CFGR_MCO_2 ((uint32_t)0x04000000) /*!< Bit 2 */
/*!< MCO configuration */
#define RCC_CFGR_MCO_NOCLOCK ((uint32_t)0x00000000) /*!< No clock */
#define RCC_CFGR_MCO_LSI ((uint32_t)0x02000000)
#define RCC_CFGR_MCO_SYSCLK ((uint32_t)0x04000000) /*!< System clock selected */
#define RCC_CFGR_MCO_HSI ((uint32_t)0x05000000) /*!< Internal 48 MHz RC oscillator clock selected */
#define RCC_CFGR_MCO_HSE ((uint32_t)0x06000000) /*!< External 1-25 MHz oscillator clock selected */
#define RCC_CFGR_MCO_PLL ((uint32_t)0x07000000) /*!< PLL clock divided by 2 selected*/
/*!<****************** Bit definition for RCC_CIR register ********************/
#define RCC_CIR_LSIRDYF ((uint32_t)0x00000001) /*!< LSI Ready Interrupt flag */
#define RCC_CIR_HSIRDYF ((uint32_t)0x00000004) /*!< HSI Ready Interrupt flag */
#define RCC_CIR_HSERDYF ((uint32_t)0x00000008) /*!< HSE Ready Interrupt flag */
#define RCC_CIR_PLLRDYF ((uint32_t)0x00000010) /*!< PLL Ready Interrupt flag */
#define RCC_CIR_CSSF ((uint32_t)0x00000080) /*!< Clock Security System Interrupt flag */
#define RCC_CIR_LSIRDYIE ((uint32_t)0x00000100) /*!< LSI Ready Interrupt Enable */
#define RCC_CIR_HSIRDYIE ((uint32_t)0x00000400) /*!< HSI Ready Interrupt Enable */
#define RCC_CIR_HSERDYIE ((uint32_t)0x00000800) /*!< HSE Ready Interrupt Enable */
#define RCC_CIR_PLLRDYIE ((uint32_t)0x00001000) /*!< PLL Ready Interrupt Enable */
#define RCC_CIR_LSIRDYC ((uint32_t)0x00010000) /*!< LSI Ready Interrupt Clear */
#define RCC_CIR_HSIRDYC ((uint32_t)0x00040000) /*!< HSI Ready Interrupt Clear */
#define RCC_CIR_HSERDYC ((uint32_t)0x00080000) /*!< HSE Ready Interrupt Clear */
#define RCC_CIR_PLLRDYC ((uint32_t)0x00100000) /*!< PLL Ready Interrupt Clear */
#define RCC_CIR_CSSC ((uint32_t)0x00800000) /*!< Clock Security System Interrupt Clear */
/***************** Bit definition for RCC_APB2RSTR register *****************/
#define RCC_APB2RSTR_SYSCFGRST ((uint32_t)0x00000001) /*!< System Configurationregister reset */
#define RCC_APB2RSTR_ADC1RST ((uint32_t)0x00000200) /*!< ADC 1 interface reset */
#define RCC_APB2RSTR_TIM1RST ((uint32_t)0x00000800) /*!< TIM1 Timer reset */
#define RCC_APB2RSTR_SPI1RST ((uint32_t)0x00001000) /*!< SPI 1 reset */
#define RCC_APB2RSTR_UART1RST ((uint32_t)0x00004000) /*!< UART1 reset */
#define RCC_APB2RSTR_CPTRST ((uint32_t)0x00008000) /*!< CPT interface reset */
#define RCC_APB2RSTR_TIM14RST ((uint32_t)0x00010000) /*!< TIM14 timer reset */
#define RCC_APB2RSTR_TIM16RST ((uint32_t)0x00020000) /*!< TIM16 timer reset */
#define RCC_APB2RSTR_TIM17RST ((uint32_t)0x00040000) /*!< TIM17 timer reset */
#define RCC_APB2RSTR_DBGMCURST ((uint32_t)0x00400000) /*!< DBGMCU reset */
/***************** Bit definition for RCC_APB1RSTR register *****************/
#define RCC_APB1RSTR_TIM2RST ((uint32_t)0x00000001) /*!< Timer 2 reset */
#define RCC_APB1RSTR_TIM3RST ((uint32_t)0x00000002) /*!< Timer 3 reset */
#define RCC_APB1RSTR_WWDGRST ((uint32_t)0x00000800) /*!< Window Watchdog reset */
#define RCC_APB1RSTR_SPI2RST ((uint32_t)0x00004000) /*!< SPI 2 reset */
#define RCC_APB1RSTR_UART2RST ((uint32_t)0x00020000) /*!< UART 2 reset */
#define RCC_APB1RSTR_I2C1RST ((uint32_t)0x00200000) /*!< I2C 1 reset */
#define RCC_APB1RSTR_USBRST ((uint32_t)0x00800000) /*!< USB reset */
#define RCC_APB1RSTR_CANRST ((uint32_t)0x02000000) /*!< CAN reset */
#define RCC_APB1RSTR_CRSRST ((uint32_t)0x08000000) /*!< CRS interface reset */
#define RCC_APB1RSTR_PWRRST ((uint32_t)0x10000000) /*!< Power interface reset */
/****************** Bit definition for RCC_AHBENR register ******************/
#define RCC_AHBENR_DMA1EN ((uint32_t)0x00000001) /*!< DMA1 clock enable */
#define RCC_AHBENR_SRAMEN ((uint32_t)0x00000004) /*!< SRAM interface clock enable */
#define RCC_AHBENR_FLITFEN ((uint32_t)0x00000010) /*!< FLITF clock enable */
#define RCC_AHBENR_AESEN ((uint32_t)0x00000080) /*!< AES clock enable */
#define RCC_AHBENR_GPIOAEN ((uint32_t)0x00020000) /*!< GPIOA clock enable */
#define RCC_AHBENR_GPIOBEN ((uint32_t)0x00040000) /*!< GPIOB clock enable */
#define RCC_AHBENR_GPIOCEN ((uint32_t)0x00080000) /*!< GPIOC clock enable */
#define RCC_AHBENR_GPIODEN ((uint32_t)0x00100000) /*!< GPIOD clock enable */
/****************** Bit definition for RCC_APB2ENR register *****************/
#define RCC_APB2ENR_SYSCFGEN ((uint32_t)0x00000001) /*!< System configuration register enable */
#define RCC_APB2ENR_ADC1EN ((uint32_t)0x00000200) /*!< ADC 1 interface clock enable */
#define RCC_APB2ENR_TIM1EN ((uint32_t)0x00000800) /*!< TIM1 Timer clock enable */
#define RCC_APB2ENR_SPI1EN ((uint32_t)0x00001000) /*!< SPI 1 clock enable */
#define RCC_APB2ENR_UART1EN ((uint32_t)0x00004000) /*!< UART1 clock enable */
#define RCC_APB2ENR_CPTEN ((uint32_t)0x00008000) /*!< Comparator interface clock enable */
#define RCC_APB2ENR_TIM14EN ((uint32_t)0x00010000) /*!< TIM14 Timer clock enable */
#define RCC_APB2ENR_TIM16EN ((uint32_t)0x00020000) /*!< TIM16 Timer clock enable */
#define RCC_APB2ENR_TIM17EN ((uint32_t)0x00040000) /*!< TIM17 Timer clock enable */
#define RCC_APB2ENR_DBGMCUEN ((uint32_t)0x00400000) /*!< TIM17 Timer clock enable */
/***************** Bit definition for RCC_APB1ENR register ******************/
#define RCC_APB1ENR_TIM2EN ((uint32_t)0x00000001) /*!< Timer 2 clock enabled*/
#define RCC_APB1ENR_TIM3EN ((uint32_t)0x00000002) /*!< Timer 3 clock enable */
#define RCC_APB1ENR_WWDGEN ((uint32_t)0x00000800) /*!< Window Watchdog clock enable */
#define RCC_APB1ENR_SPI2EN ((uint32_t)0x00004000) /*!< SPI 2 clock enable */
#define RCC_APB1ENR_UART2EN ((uint32_t)0x00020000) /*!< UART 2 clock enable */
#define RCC_APB1ENR_I2C1EN ((uint32_t)0x00200000) /*!< I2C 1 clock enable */
#define RCC_APB1ENR_USBEN ((uint32_t)0x00800000) /*!< USB clock enable */
#define RCC_APB1ENR_CANEN ((uint32_t)0x02000000) /*!< CAN clock enable */
#define RCC_APB1ENR_CRSEN ((uint32_t)0x08000000) /*!< CRS interface enable */
#define RCC_APB1ENR_PWREN ((uint32_t)0x10000000) /*!< Power interface clock enable */
/******************* Bit definition for RCC_CSR register ********************/
#define RCC_CSR_LSION ((uint32_t)0x00000001) /*!< Internal Low Speed oscillator enable */
#define RCC_CSR_LSIRDY ((uint32_t)0x00000002) /*!< Internal Low Speed oscillator Ready */
#define RCC_CSR_RMVF ((uint32_t)0x01000000) /*!< Remove reset flag */
#define RCC_CSR_PINRSTF ((uint32_t)0x04000000) /*!< PIN reset flag */
#define RCC_CSR_PORRSTF ((uint32_t)0x08000000) /*!< POR/PDR reset flag */
#define RCC_CSR_SFTRSTF ((uint32_t)0x10000000) /*!< Software Reset flag */
#define RCC_CSR_IWDGRSTF ((uint32_t)0x20000000) /*!< Independent Watchdog reset flag */
#define RCC_CSR_WWDGRSTF ((uint32_t)0x40000000) /*!< Window watchdog reset flag */
#define RCC_CSR_LPWRRSTF ((uint32_t)0x80000000) /*!< Low-Power reset flag */
/******************************************************************************/
/* */
/* Clock feedback system */
/* */
/******************************************************************************/
/******************* Bit definition for CRS_CR register *******************/
#define CRS_CR_SYNCOKIE ((uint16_t)0x0001) /*!< SYNC event OK interrupt enable */
#define CRS_CR_SYNCWARNIE ((uint16_t)0x0002) /*!< SYNC warning interrupt enable */
#define CRS_CR_ERRIE ((uint16_t)0x0004) /*!< Synchronization or trimming error interrupt enable */
#define CRS_CR_ESYNCIE ((uint16_t)0x0008) /*!< Expected SYNC interrupt enable */
#define CRS_CR_CEN ((uint16_t)0x0020) /*!< Frequency error counter enable */
#define CRS_CR_AUTOTRIMEN ((uint16_t)0x0040) /*!< Automatic trimming enable */
#define CRS_CR_SWSYNC ((uint16_t)0x0080) /*!< Generate software SYNC event */
#define CRS_CR_TRIM ((uint16_t)0x3F00) /*!< HSI48 oscillator smooth trimming */
/******************* Bit definition for CRS_CFGR register *******************/
#define CRS_CFGR_RELOAD ((uint32_t)0x0000FFFF) /*!< Counter reload value */
#define CRS_CFGR_FELIM ((uint32_t)0x00FF0000) /*!< Frequency error limit */
#define CRS_CFGR_SYNCDIV ((uint32_t)0x07000000) /*!< SYNC divider */
#define CRS_CFGR_SYNCDIV_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define CRS_CFGR_SYNCDIV_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define CRS_CFGR_SYNCDIV_2 ((uint32_t)0x04000000) /*!< Bit 2 */
/*!< SYNCDIV configuration */
#define CRS_CFGR_SYNCDIV_DIV1 ((uint32_t)0x00000000) /*!< SYNC not divided */
#define CRS_CFGR_SYNCDIV_DIV2 ((uint32_t)0x01000000) /*!< SYNC divided by 2*/
#define CRS_CFGR_SYNCDIV_DIV4 ((uint32_t)0x02000000) /*!< SYNC divided by 4*/
#define CRS_CFGR_SYNCDIV_DIV8 ((uint32_t)0x03000000) /*!< SYNC divided by 8*/
#define CRS_CFGR_SYNCDIV_DIV16 ((uint32_t)0x04000000) /*!< SYNC divided by 18*/
#define CRS_CFGR_SYNCDIV_DIV32 ((uint32_t)0x05000000) /*!< SYNC divided by 32*/
#define CRS_CFGR_SYNCDIV_DIV64 ((uint32_t)0x06000000) /*!< SYNC divided by 64*/
#define CRS_CFGR_SYNCDIV_DIV128 ((uint32_t)0x07000000) /*!< SYNC divided by 128*/
#define CRS_CFGR_SYNCSRC ((uint32_t)0x30000000) /*!< SYNC signal source selection */
#define CRS_CFGR_SYNCSRC_0 ((uint32_t)0x10000000) /*!< Bit 0 */
#define CRS_CFGR_SYNCSRC_1 ((uint32_t)0x20000000) /*!< Bit 1 */
/*!< SYNCSRC configuration */
#define CRS_CFGR_SYNCSRC_GPIO ((uint32_t)0x00000000) /*!< GPIO Selected as SYNC signal source */
#define CRS_CFGR_SYNCSRC_LSE ((uint32_t)0x10000000) /*!< LSE Selected as SYNC signal source */
#define CRS_CFGR_SYNCSRC_USB_SOF ((uint32_t)0x20000000) /*!< USB_SOF Selected as SYNC signal source */
#define CRS_CFGR_SYNCPOL ((uint32_t)0x80000000) /*!< SYNC polarity selection */
/******************* Bit definition for CRS_ISR register *******************/
#define CRS_ISR_SYNCOKF ((uint32_t)0x00000001) /*!< SYNC event OK flag */
#define CRS_ISR_SYNCWARNF ((uint32_t)0x00000002) /*!< SYNC warning flag */
#define CRS_ISR_ERRF ((uint32_t)0x00000004) /*!< Error flag */
#define CRS_ISR_ESYNCF ((uint32_t)0x00000008) /*!< Expected SYNC flag */
#define CRS_ISR_SYNCERR ((uint32_t)0x00000100) /*!< SYNC error */
#define CRS_ISR_SYNCMISS ((uint32_t)0x00000200) /*!< SYNC missed */
#define CRS_ISR_TRIMOVF ((uint32_t)0x00000400) /*!< Trimming overflow or underflow */
#define CRS_ISR_FEDIR ((uint32_t)0x00008000) /*!< Frequency error direction */
#define CRS_ISR_FECAP ((uint32_t)0xFFFF0000) /*!< Frequency error capture */
/******************* Bit definition for CRS_ICR register *******************/
#define CRS_ICR_SYNCOKC ((uint32_t)0x00000001) /*!< SYNC event OK clear flag */
#define CRS_ICR_SYNCWARNC ((uint32_t)0x00000002) /*!< SYNC warning clear flag */
#define CRS_ICR_ERRC ((uint32_t)0x00000004) /*!< Error clear flag */
#define CRS_ICR_ESYNCC ((uint32_t)0x00000008) /*!< Expected SYNC clear flag */
/******************************************************************************/
/* */
/* General Purpose and Alternate Function IO */
/* */
/******************************************************************************/
/******************* Bit definition for GPIO_CRL register *******************/
#define GPIO_CRL_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */
#define GPIO_CRL_MODE0 ((uint32_t)0x00000003) /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
#define GPIO_CRL_MODE0_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define GPIO_CRL_MODE0_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define GPIO_CRL_MODE1 ((uint32_t)0x00000030) /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
#define GPIO_CRL_MODE1_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define GPIO_CRL_MODE1_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define GPIO_CRL_MODE2 ((uint32_t)0x00000300) /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
#define GPIO_CRL_MODE2_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define GPIO_CRL_MODE2_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define GPIO_CRL_MODE3 ((uint32_t)0x00003000) /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
#define GPIO_CRL_MODE3_0 ((uint32_t)0x00001000) /*!< Bit 0 */
#define GPIO_CRL_MODE3_1 ((uint32_t)0x00002000) /*!< Bit 1 */
#define GPIO_CRL_MODE4 ((uint32_t)0x00030000) /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
#define GPIO_CRL_MODE4_0 ((uint32_t)0x00010000) /*!< Bit 0 */
#define GPIO_CRL_MODE4_1 ((uint32_t)0x00020000) /*!< Bit 1 */
#define GPIO_CRL_MODE5 ((uint32_t)0x00300000) /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
#define GPIO_CRL_MODE5_0 ((uint32_t)0x00100000) /*!< Bit 0 */
#define GPIO_CRL_MODE5_1 ((uint32_t)0x00200000) /*!< Bit 1 */
#define GPIO_CRL_MODE6 ((uint32_t)0x03000000) /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
#define GPIO_CRL_MODE6_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define GPIO_CRL_MODE6_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define GPIO_CRL_MODE7 ((uint32_t)0x30000000) /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
#define GPIO_CRL_MODE7_0 ((uint32_t)0x10000000) /*!< Bit 0 */
#define GPIO_CRL_MODE7_1 ((uint32_t)0x20000000) /*!< Bit 1 */
#define GPIO_CRL_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */
#define GPIO_CRL_CNF0 ((uint32_t)0x0000000C) /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
#define GPIO_CRL_CNF0_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define GPIO_CRL_CNF0_1 ((uint32_t)0x00000008) /*!< Bit 1 */
#define GPIO_CRL_CNF1 ((uint32_t)0x000000C0) /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
#define GPIO_CRL_CNF1_0 ((uint32_t)0x00000040) /*!< Bit 0 */
#define GPIO_CRL_CNF1_1 ((uint32_t)0x00000080) /*!< Bit 1 */
#define GPIO_CRL_CNF2 ((uint32_t)0x00000C00) /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
#define GPIO_CRL_CNF2_0 ((uint32_t)0x00000400) /*!< Bit 0 */
#define GPIO_CRL_CNF2_1 ((uint32_t)0x00000800) /*!< Bit 1 */
#define GPIO_CRL_CNF3 ((uint32_t)0x0000C000) /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
#define GPIO_CRL_CNF3_0 ((uint32_t)0x00004000) /*!< Bit 0 */
#define GPIO_CRL_CNF3_1 ((uint32_t)0x00008000) /*!< Bit 1 */
#define GPIO_CRL_CNF4 ((uint32_t)0x000C0000) /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
#define GPIO_CRL_CNF4_0 ((uint32_t)0x00040000) /*!< Bit 0 */
#define GPIO_CRL_CNF4_1 ((uint32_t)0x00080000) /*!< Bit 1 */
#define GPIO_CRL_CNF5 ((uint32_t)0x00C00000) /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
#define GPIO_CRL_CNF5_0 ((uint32_t)0x00400000) /*!< Bit 0 */
#define GPIO_CRL_CNF5_1 ((uint32_t)0x00800000) /*!< Bit 1 */
#define GPIO_CRL_CNF6 ((uint32_t)0x0C000000) /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
#define GPIO_CRL_CNF6_0 ((uint32_t)0x04000000) /*!< Bit 0 */
#define GPIO_CRL_CNF6_1 ((uint32_t)0x08000000) /*!< Bit 1 */
#define GPIO_CRL_CNF7 ((uint32_t)0xC0000000) /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
#define GPIO_CRL_CNF7_0 ((uint32_t)0x40000000) /*!< Bit 0 */
#define GPIO_CRL_CNF7_1 ((uint32_t)0x80000000) /*!< Bit 1 */
/******************* Bit definition for GPIO_CRH register *******************/
#define GPIO_CRH_MODE ((uint32_t)0x33333333) /*!< Port x mode bits */
#define GPIO_CRH_MODE8 ((uint32_t)0x00000003) /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
#define GPIO_CRH_MODE8_0 ((uint32_t)0x00000001) /*!< Bit 0 */
#define GPIO_CRH_MODE8_1 ((uint32_t)0x00000002) /*!< Bit 1 */
#define GPIO_CRH_MODE9 ((uint32_t)0x00000030) /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
#define GPIO_CRH_MODE9_0 ((uint32_t)0x00000010) /*!< Bit 0 */
#define GPIO_CRH_MODE9_1 ((uint32_t)0x00000020) /*!< Bit 1 */
#define GPIO_CRH_MODE10 ((uint32_t)0x00000300) /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
#define GPIO_CRH_MODE10_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define GPIO_CRH_MODE10_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define GPIO_CRH_MODE11 ((uint32_t)0x00003000) /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
#define GPIO_CRH_MODE11_0 ((uint32_t)0x00001000) /*!< Bit 0 */
#define GPIO_CRH_MODE11_1 ((uint32_t)0x00002000) /*!< Bit 1 */
#define GPIO_CRH_MODE12 ((uint32_t)0x00030000) /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
#define GPIO_CRH_MODE12_0 ((uint32_t)0x00010000) /*!< Bit 0 */
#define GPIO_CRH_MODE12_1 ((uint32_t)0x00020000) /*!< Bit 1 */
#define GPIO_CRH_MODE13 ((uint32_t)0x00300000) /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
#define GPIO_CRH_MODE13_0 ((uint32_t)0x00100000) /*!< Bit 0 */
#define GPIO_CRH_MODE13_1 ((uint32_t)0x00200000) /*!< Bit 1 */
#define GPIO_CRH_MODE14 ((uint32_t)0x03000000) /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
#define GPIO_CRH_MODE14_0 ((uint32_t)0x01000000) /*!< Bit 0 */
#define GPIO_CRH_MODE14_1 ((uint32_t)0x02000000) /*!< Bit 1 */
#define GPIO_CRH_MODE15 ((uint32_t)0x30000000) /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
#define GPIO_CRH_MODE15_0 ((uint32_t)0x10000000) /*!< Bit 0 */
#define GPIO_CRH_MODE15_1 ((uint32_t)0x20000000) /*!< Bit 1 */
#define GPIO_CRH_CNF ((uint32_t)0xCCCCCCCC) /*!< Port x configuration bits */
#define GPIO_CRH_CNF8 ((uint32_t)0x0000000C) /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
#define GPIO_CRH_CNF8_0 ((uint32_t)0x00000004) /*!< Bit 0 */
#define GPIO_CRH_CNF8_1 ((uint32_t)0x00000008) /*!< Bit 1 */
#define GPIO_CRH_CNF9 ((uint32_t)0x000000C0) /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
#define GPIO_CRH_CNF9_0 ((uint32_t)0x00000040) /*!< Bit 0 */
#define GPIO_CRH_CNF9_1 ((uint32_t)0x00000080) /*!< Bit 1 */
#define GPIO_CRH_CNF10 ((uint32_t)0x00000C00) /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
#define GPIO_CRH_CNF10_0 ((uint32_t)0x00000400) /*!< Bit 0 */
#define GPIO_CRH_CNF10_1 ((uint32_t)0x00000800) /*!< Bit 1 */
#define GPIO_CRH_CNF11 ((uint32_t)0x0000C000) /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
#define GPIO_CRH_CNF11_0 ((uint32_t)0x00004000) /*!< Bit 0 */
#define GPIO_CRH_CNF11_1 ((uint32_t)0x00008000) /*!< Bit 1 */
#define GPIO_CRH_CNF12 ((uint32_t)0x000C0000) /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
#define GPIO_CRH_CNF12_0 ((uint32_t)0x00040000) /*!< Bit 0 */
#define GPIO_CRH_CNF12_1 ((uint32_t)0x00080000) /*!< Bit 1 */
#define GPIO_CRH_CNF13 ((uint32_t)0x00C00000) /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
#define GPIO_CRH_CNF13_0 ((uint32_t)0x00400000) /*!< Bit 0 */
#define GPIO_CRH_CNF13_1 ((uint32_t)0x00800000) /*!< Bit 1 */
#define GPIO_CRH_CNF14 ((uint32_t)0x0C000000) /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
#define GPIO_CRH_CNF14_0 ((uint32_t)0x04000000) /*!< Bit 0 */
#define GPIO_CRH_CNF14_1 ((uint32_t)0x08000000) /*!< Bit 1 */
#define GPIO_CRH_CNF15 ((uint32_t)0xC0000000) /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
#define GPIO_CRH_CNF15_0 ((uint32_t)0x40000000) /*!< Bit 0 */
#define GPIO_CRH_CNF15_1 ((uint32_t)0x80000000) /*!< Bit 1 */
/*!<****************** Bit definition for GPIO_IDR register *******************/
#define GPIO_IDR_IDR0 ((uint16_t)0x0001) /*!< Port input data, bit 0 */
#define GPIO_IDR_IDR1 ((uint16_t)0x0002) /*!< Port input data, bit 1 */
#define GPIO_IDR_IDR2 ((uint16_t)0x0004) /*!< Port input data, bit 2 */
#define GPIO_IDR_IDR3 ((uint16_t)0x0008) /*!< Port input data, bit 3 */
#define GPIO_IDR_IDR4 ((uint16_t)0x0010) /*!< Port input data, bit 4 */
#define GPIO_IDR_IDR5 ((uint16_t)0x0020) /*!< Port input data, bit 5 */
#define GPIO_IDR_IDR6 ((uint16_t)0x0040) /*!< Port input data, bit 6 */
#define GPIO_IDR_IDR7 ((uint16_t)0x0080) /*!< Port input data, bit 7 */
#define GPIO_IDR_IDR8 ((uint16_t)0x0100) /*!< Port input data, bit 8 */
#define GPIO_IDR_IDR9 ((uint16_t)0x0200) /*!< Port input data, bit 9 */
#define GPIO_IDR_IDR10 ((uint16_t)0x0400) /*!< Port input data, bit 10 */
#define GPIO_IDR_IDR11 ((uint16_t)0x0800) /*!< Port input data, bit 11 */
#define GPIO_IDR_IDR12 ((uint16_t)0x1000) /*!< Port input data, bit 12 */
#define GPIO_IDR_IDR13 ((uint16_t)0x2000) /*!< Port input data, bit 13 */
#define GPIO_IDR_IDR14 ((uint16_t)0x4000) /*!< Port input data, bit 14 */
#define GPIO_IDR_IDR15 ((uint16_t)0x8000) /*!< Port input data, bit 15 */
/******************* Bit definition for GPIO_ODR register *******************/
#define GPIO_ODR_ODR0 ((uint16_t)0x0001) /*!< Port output data, bit 0 */
#define GPIO_ODR_ODR1 ((uint16_t)0x0002) /*!< Port output data, bit 1 */
#define GPIO_ODR_ODR2 ((uint16_t)0x0004) /*!< Port output data, bit 2 */
#define GPIO_ODR_ODR3 ((uint16_t)0x0008) /*!< Port output data, bit 3 */
#define GPIO_ODR_ODR4 ((uint16_t)0x0010) /*!< Port output data, bit 4 */
#define GPIO_ODR_ODR5 ((uint16_t)0x0020) /*!< Port output data, bit 5 */
#define GPIO_ODR_ODR6 ((uint16_t)0x0040) /*!< Port output data, bit 6 */
#define GPIO_ODR_ODR7 ((uint16_t)0x0080) /*!< Port output data, bit 7 */
#define GPIO_ODR_ODR8 ((uint16_t)0x0100) /*!< Port output data, bit 8 */
#define GPIO_ODR_ODR9 ((uint16_t)0x0200) /*!< Port output data, bit 9 */
#define GPIO_ODR_ODR10 ((uint16_t)0x0400) /*!< Port output data, bit 10 */
#define GPIO_ODR_ODR11 ((uint16_t)0x0800) /*!< Port output data, bit 11 */
#define GPIO_ODR_ODR12 ((uint16_t)0x1000) /*!< Port output data, bit 12 */
#define GPIO_ODR_ODR13 ((uint16_t)0x2000) /*!< Port output data, bit 13 */
#define GPIO_ODR_ODR14 ((uint16_t)0x4000) /*!< Port output data, bit 14 */
#define GPIO_ODR_ODR15 ((uint16_t)0x8000) /*!< Port output data, bit 15 */
/****************** Bit definition for GPIO_BSRR register *******************/
#define GPIO_BSRR_BS0 ((uint32_t)0x00000001) /*!< Port x Set bit 0 */
#define GPIO_BSRR_BS1 ((uint32_t)0x00000002) /*!< Port x Set bit 1 */
#define GPIO_BSRR_BS2 ((uint32_t)0x00000004) /*!< Port x Set bit 2 */
#define GPIO_BSRR_BS3 ((uint32_t)0x00000008) /*!< Port x Set bit 3 */
#define GPIO_BSRR_BS4 ((uint32_t)0x00000010) /*!< Port x Set bit 4 */
#define GPIO_BSRR_BS5 ((uint32_t)0x00000020) /*!< Port x Set bit 5 */
#define GPIO_BSRR_BS6 ((uint32_t)0x00000040) /*!< Port x Set bit 6 */
#define GPIO_BSRR_BS7 ((uint32_t)0x00000080) /*!< Port x Set bit 7 */
#define GPIO_BSRR_BS8 ((uint32_t)0x00000100) /*!< Port x Set bit 8 */
#define GPIO_BSRR_BS9 ((uint32_t)0x00000200) /*!< Port x Set bit 9 */
#define GPIO_BSRR_BS10 ((uint32_t)0x00000400) /*!< Port x Set bit 10 */
#define GPIO_BSRR_BS11 ((uint32_t)0x00000800) /*!< Port x Set bit 11 */
#define GPIO_BSRR_BS12 ((uint32_t)0x00001000) /*!< Port x Set bit 12 */
#define GPIO_BSRR_BS13 ((uint32_t)0x00002000) /*!< Port x Set bit 13 */
#define GPIO_BSRR_BS14 ((uint32_t)0x00004000) /*!< Port x Set bit 14 */
#define GPIO_BSRR_BS15 ((uint32_t)0x00008000) /*!< Port x Set bit 15 */
#define GPIO_BSRR_BR0 ((uint32_t)0x00010000) /*!< Port x Reset bit 0 */
#define GPIO_BSRR_BR1 ((uint32_t)0x00020000) /*!< Port x Reset bit 1 */
#define GPIO_BSRR_BR2 ((uint32_t)0x00040000) /*!< Port x Reset bit 2 */
#define GPIO_BSRR_BR3 ((uint32_t)0x00080000) /*!< Port x Reset bit 3 */
#define GPIO_BSRR_BR4 ((uint32_t)0x00100000) /*!< Port x Reset bit 4 */
#define GPIO_BSRR_BR5 ((uint32_t)0x00200000) /*!< Port x Reset bit 5 */
#define GPIO_BSRR_BR6 ((uint32_t)0x00400000) /*!< Port x Reset bit 6 */
#define GPIO_BSRR_BR7 ((uint32_t)0x00800000) /*!< Port x Reset bit 7 */
#define GPIO_BSRR_BR8 ((uint32_t)0x01000000) /*!< Port x Reset bit 8 */
#define GPIO_BSRR_BR9 ((uint32_t)0x02000000) /*!< Port x Reset bit 9 */
#define GPIO_BSRR_BR10 ((uint32_t)0x04000000) /*!< Port x Reset bit 10 */
#define GPIO_BSRR_BR11 ((uint32_t)0x08000000) /*!< Port x Reset bit 11 */
#define GPIO_BSRR_BR12 ((uint32_t)0x10000000) /*!< Port x Reset bit 12 */
#define GPIO_BSRR_BR13 ((uint32_t)0x20000000) /*!< Port x Reset bit 13 */
#define GPIO_BSRR_BR14 ((uint32_t)0x40000000) /*!< Port x Reset bit 14 */
#define GPIO_BSRR_BR15 ((uint32_t)0x80000000) /*!< Port x Reset bit 15 */
/******************* Bit definition for GPIO_BRR register *******************/
#define GPIO_BRR_BR0 ((uint16_t)0x0001) /*!< Port x Reset bit 0 */
#define GPIO_BRR_BR1 ((uint16_t)0x0002) /*!< Port x Reset bit 1 */
#define GPIO_BRR_BR2 ((uint16_t)0x0004) /*!< Port x Reset bit 2 */
#define GPIO_BRR_BR3 ((uint16_t)0x0008) /*!< Port x Reset bit 3 */
#define GPIO_BRR_BR4 ((uint16_t)0x0010) /*!< Port x Reset bit 4 */
#define GPIO_BRR_BR5 ((uint16_t)0x0020) /*!< Port x Reset bit 5 */
#define GPIO_BRR_BR6 ((uint16_t)0x0040) /*!< Port x Reset bit 6 */
#define GPIO_BRR_BR7 ((uint16_t)0x0080) /*!< Port x Reset bit 7 */
#define GPIO_BRR_BR8 ((uint16_t)0x0100) /*!< Port x Reset bit 8 */
#define GPIO_BRR_BR9 ((uint16_t)0x0200) /*!< Port x Reset bit 9 */
#define GPIO_BRR_BR10 ((uint16_t)0x0400) /*!< Port x Reset bit 10 */
#define GPIO_BRR_BR11 ((uint16_t)0x0800) /*!< Port x Reset bit 11 */
#define GPIO_BRR_BR12 ((uint16_t)0x1000) /*!< Port x Reset bit 12 */
#define GPIO_BRR_BR13 ((uint16_t)0x2000) /*!< Port x Reset bit 13 */
#define GPIO_BRR_BR14 ((uint16_t)0x4000) /*!< Port x Reset bit 14 */
#define GPIO_BRR_BR15 ((uint16_t)0x8000) /*!< Port x Reset bit 15 */
/****************** Bit definition for GPIO_LCKR register *******************/
#define GPIO_LCKR_LCK0 ((uint32_t)0x00000001) /*!< Port x Lock bit 0 */
#define GPIO_LCKR_LCK1 ((uint32_t)0x00000002) /*!< Port x Lock bit 1 */
#define GPIO_LCKR_LCK2 ((uint32_t)0x00000004) /*!< Port x Lock bit 2 */
#define GPIO_LCKR_LCK3 ((uint32_t)0x00000008) /*!< Port x Lock bit 3 */
#define GPIO_LCKR_LCK4 ((uint32_t)0x00000010) /*!< Port x Lock bit 4 */
#define GPIO_LCKR_LCK5 ((uint32_t)0x00000020) /*!< Port x Lock bit 5 */
#define GPIO_LCKR_LCK6 ((uint32_t)0x00000040) /*!< Port x Lock bit 6 */
#define GPIO_LCKR_LCK7 ((uint32_t)0x00000080) /*!< Port x Lock bit 7 */
#define GPIO_LCKR_LCK8 ((uint32_t)0x00000100) /*!< Port x Lock bit 8 */
#define GPIO_LCKR_LCK9 ((uint32_t)0x00000200) /*!< Port x Lock bit 9 */
#define GPIO_LCKR_LCK10 ((uint32_t)0x00000400) /*!< Port x Lock bit 10 */
#define GPIO_LCKR_LCK11 ((uint32_t)0x00000800) /*!< Port x Lock bit 11 */
#define GPIO_LCKR_LCK12 ((uint32_t)0x00001000) /*!< Port x Lock bit 12 */
#define GPIO_LCKR_LCK13 ((uint32_t)0x00002000) /*!< Port x Lock bit 13 */
#define GPIO_LCKR_LCK14 ((uint32_t)0x00004000) /*!< Port x Lock bit 14 */
#define GPIO_LCKR_LCK15 ((uint32_t)0x00008000) /*!< Port x Lock bit 15 */
#define GPIO_LCKR_LCKK ((uint32_t)0x00010000) /*!< Lock key */
/****************** Bit definition for GPIO_AFRL register ********************/
#define GPIO_AFRL_AFSEL0_Pos (0U)
#define GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */
#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk
#define GPIO_AFRL_AFSEL1_Pos (4U)
#define GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */
#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk
#define GPIO_AFRL_AFSEL2_Pos (8U)
#define GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */
#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk
#define GPIO_AFRL_AFSEL3_Pos (12U)
#define GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */
#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk
#define GPIO_AFRL_AFSEL4_Pos (16U)
#define GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */
#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk
#define GPIO_AFRL_AFSEL5_Pos (20U)
#define GPIO_AFRL_AFSEL5_Msk (0xFU << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */
#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk
#define GPIO_AFRL_AFSEL6_Pos (24U)
#define GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */
#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk
#define GPIO_AFRL_AFSEL7_Pos (28U)
#define GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */
#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk
/* Legacy aliases */
#define GPIO_AFRL_AFRL0_Pos GPIO_AFRL_AFSEL0_Pos
#define GPIO_AFRL_AFRL0_Msk GPIO_AFRL_AFSEL0_Msk
#define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0
#define GPIO_AFRL_AFRL1_Pos GPIO_AFRL_AFSEL1_Pos
#define GPIO_AFRL_AFRL1_Msk GPIO_AFRL_AFSEL1_Msk
#define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1
#define GPIO_AFRL_AFRL2_Pos GPIO_AFRL_AFSEL2_Pos
#define GPIO_AFRL_AFRL2_Msk GPIO_AFRL_AFSEL2_Msk
#define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2
#define GPIO_AFRL_AFRL3_Pos GPIO_AFRL_AFSEL3_Pos
#define GPIO_AFRL_AFRL3_Msk GPIO_AFRL_AFSEL3_Msk
#define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3
#define GPIO_AFRL_AFRL4_Pos GPIO_AFRL_AFSEL4_Pos
#define GPIO_AFRL_AFRL4_Msk GPIO_AFRL_AFSEL4_Msk
#define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4
#define GPIO_AFRL_AFRL5_Pos GPIO_AFRL_AFSEL5_Pos
#define GPIO_AFRL_AFRL5_Msk GPIO_AFRL_AFSEL5_Msk
#define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5
#define GPIO_AFRL_AFRL6_Pos GPIO_AFRL_AFSEL6_Pos
#define GPIO_AFRL_AFRL6_Msk GPIO_AFRL_AFSEL6_Msk
#define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6
#define GPIO_AFRL_AFRL7_Pos GPIO_AFRL_AFSEL7_Pos
#define GPIO_AFRL_AFRL7_Msk GPIO_AFRL_AFSEL7_Msk
#define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7
/****************** Bit definition for GPIO_AFRH register ********************/
#define GPIO_AFRH_AFSEL8_Pos (0U)
#define GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */
#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk
#define GPIO_AFRH_AFSEL9_Pos (4U)
#define GPIO_AFRH_AFSEL9_Msk (0xFU << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */
#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk
#define GPIO_AFRH_AFSEL10_Pos (8U)
#define GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */
#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk
#define GPIO_AFRH_AFSEL11_Pos (12U)
#define GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */
#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk
#define GPIO_AFRH_AFSEL12_Pos (16U)
#define GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */
#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk
#define GPIO_AFRH_AFSEL13_Pos (20U)
#define GPIO_AFRH_AFSEL13_Msk (0xFU << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */
#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk
#define GPIO_AFRH_AFSEL14_Pos (24U)
#define GPIO_AFRH_AFSEL14_Msk (0xFU << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */
#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk
#define GPIO_AFRH_AFSEL15_Pos (28U)
#define GPIO_AFRH_AFSEL15_Msk (0xFU << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */
#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk
/* Legacy aliases */
#define GPIO_AFRH_AFRH0_Pos GPIO_AFRH_AFSEL8_Pos
#define GPIO_AFRH_AFRH0_Msk GPIO_AFRH_AFSEL8_Msk
#define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8
#define GPIO_AFRH_AFRH1_Pos GPIO_AFRH_AFSEL9_Pos
#define GPIO_AFRH_AFRH1_Msk GPIO_AFRH_AFSEL9_Msk
#define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9
#define GPIO_AFRH_AFRH2_Pos GPIO_AFRH_AFSEL10_Pos
#define GPIO_AFRH_AFRH2_Msk GPIO_AFRH_AFSEL10_Msk
#define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10
#define GPIO_AFRH_AFRH3_Pos GPIO_AFRH_AFSEL11_Pos
#define GPIO_AFRH_AFRH3_Msk GPIO_AFRH_AFSEL11_Msk
#define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11
#define GPIO_AFRH_AFRH4_Pos GPIO_AFRH_AFSEL12_Pos
#define GPIO_AFRH_AFRH4_Msk GPIO_AFRH_AFSEL12_Msk
#define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12
#define GPIO_AFRH_AFRH5_Pos GPIO_AFRH_AFSEL13_Pos
#define GPIO_AFRH_AFRH5_Msk GPIO_AFRH_AFSEL13_Msk
#define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13
#define GPIO_AFRH_AFRH6_Pos GPIO_AFRH_AFSEL14_Pos
#define GPIO_AFRH_AFRH6_Msk GPIO_AFRH_AFSEL14_Msk
#define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14
#define GPIO_AFRH_AFRH7_Pos GPIO_AFRH_AFSEL15_Pos
#define GPIO_AFRH_AFRH7_Msk GPIO_AFRH_AFSEL15_Msk
#define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15
/****************** Bit definition for GPIO_BRR register *********************/
/******************************************************************************/
/* */
/* System Configuration (SYSCFG) */
/* */
/******************************************************************************/
/***************** Bit definition for SYSCFG_CFGR register ****************/
#define SYSCFG_CFGR_MEM_MODE ((uint32_t)0x00000003) /*!< SYSCFG_Memory Remap Config */
#define SYSCFG_CFGR_MEM_MODE_0 ((uint32_t)0x00000001) /*!< SYSCFG_Memory Remap Config Bit 0 */
#define SYSCFG_CFGR_MEM_MODE_1 ((uint32_t)0x00000002) /*!< SYSCFG_Memory Remap Config Bit 1 */
#define SYSCFG_CFGR_ADC_DMA_RMP ((uint32_t)0x00000100) /*!< ADC DMA remap */
#define SYSCFG_CFGR_UART1TX_DMA_RMP ((uint32_t)0x00000200) /*!< UART1 TX DMA remap */
#define SYSCFG_CFGR_UART1RX_DMA_RMP ((uint32_t)0x00000400) /*!< UART1 RX DMA remap */
#define SYSCFG_CFGR_TIM16_DMA_RMP ((uint32_t)0x00000800) /*!< Timer 16 DMA remap */
#define SYSCFG_CFGR_TIM17_DMA_RMP ((uint32_t)0x00001000) /*!< Timer 17 DMA remap */
/***************** Bit definition for SYSCFG_EXTICR1 register ***************/
#define SYSCFG_EXTICR1_EXTI0 ((uint16_t)0x000F) /*!< EXTI 0 configuration */
#define SYSCFG_EXTICR1_EXTI1 ((uint16_t)0x00F0) /*!< EXTI 1 configuration */
#define SYSCFG_EXTICR1_EXTI2 ((uint16_t)0x0F00) /*!< EXTI 2 configuration */
#define SYSCFG_EXTICR1_EXTI3 ((uint16_t)0xF000) /*!< EXTI 3 configuration */
/**
* @brief EXTI0 configuration
*/
#define SYSCFG_EXTICR1_EXTI0_PA ((uint16_t)0x0000) /*!< PA[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PB ((uint16_t)0x0001) /*!< PB[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PC ((uint16_t)0x0002) /*!< PC[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PD ((uint16_t)0x0003) /*!< PD[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PE ((uint16_t)0x0004) /*!< PE[0] pin */
#define SYSCFG_EXTICR1_EXTI0_PF ((uint16_t)0x0005) /*!< PF[0] pin */
/**
* @brief EXTI1 configuration
*/
#define SYSCFG_EXTICR1_EXTI1_PA ((uint16_t)0x0000) /*!< PA[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PB ((uint16_t)0x0010) /*!< PB[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PC ((uint16_t)0x0020) /*!< PC[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PD ((uint16_t)0x0030) /*!< PD[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PE ((uint16_t)0x0040) /*!< PE[1] pin */
#define SYSCFG_EXTICR1_EXTI1_PF ((uint16_t)0x0050) /*!< PF[1] pin */
/**
* @brief EXTI2 configuration
*/
#define SYSCFG_EXTICR1_EXTI2_PA ((uint16_t)0x0000) /*!< PA[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PB ((uint16_t)0x0100) /*!< PB[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PC ((uint16_t)0x0200) /*!< PC[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PD ((uint16_t)0x0300) /*!< PD[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PE ((uint16_t)0x0400) /*!< PE[2] pin */
#define SYSCFG_EXTICR1_EXTI2_PF ((uint16_t)0x0500) /*!< PF[2] pin */
/**
* @brief EXTI3 configuration
*/
#define SYSCFG_EXTICR1_EXTI3_PA ((uint16_t)0x0000) /*!< PA[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PB ((uint16_t)0x1000) /*!< PB[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PC ((uint16_t)0x2000) /*!< PC[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PD ((uint16_t)0x3000) /*!< PD[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PE ((uint16_t)0x4000) /*!< PE[3] pin */
#define SYSCFG_EXTICR1_EXTI3_PF ((uint16_t)0x5000) /*!< PF[3] pin */
/***************** Bit definition for SYSCFG_EXTICR2 register *****************/
#define SYSCFG_EXTICR2_EXTI4 ((uint16_t)0x000F) /*!< EXTI 4 configuration */
#define SYSCFG_EXTICR2_EXTI5 ((uint16_t)0x00F0) /*!< EXTI 5 configuration */
#define SYSCFG_EXTICR2_EXTI6 ((uint16_t)0x0F00) /*!< EXTI 6 configuration */
#define SYSCFG_EXTICR2_EXTI7 ((uint16_t)0xF000) /*!< EXTI 7 configuration */
/**
* @brief EXTI4 configuration
*/
#define SYSCFG_EXTICR2_EXTI4_PA ((uint16_t)0x0000) /*!< PA[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PB ((uint16_t)0x0001) /*!< PB[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PC ((uint16_t)0x0002) /*!< PC[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PD ((uint16_t)0x0003) /*!< PD[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PE ((uint16_t)0x0004) /*!< PE[4] pin */
#define SYSCFG_EXTICR2_EXTI4_PF ((uint16_t)0x0005) /*!< PF[4] pin */
/**
* @brief EXTI5 configuration
*/
#define SYSCFG_EXTICR2_EXTI5_PA ((uint16_t)0x0000) /*!< PA[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PB ((uint16_t)0x0010) /*!< PB[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PC ((uint16_t)0x0020) /*!< PC[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PD ((uint16_t)0x0030) /*!< PD[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PE ((uint16_t)0x0040) /*!< PE[5] pin */
#define SYSCFG_EXTICR2_EXTI5_PF ((uint16_t)0x0050) /*!< PF[5] pin */
/**
* @brief EXTI6 configuration
*/
#define SYSCFG_EXTICR2_EXTI6_PA ((uint16_t)0x0000) /*!< PA[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PB ((uint16_t)0x0100) /*!< PB[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PC ((uint16_t)0x0200) /*!< PC[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PD ((uint16_t)0x0300) /*!< PD[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PE ((uint16_t)0x0400) /*!< PE[6] pin */
#define SYSCFG_EXTICR2_EXTI6_PF ((uint16_t)0x0500) /*!< PF[6] pin */
/**
* @brief EXTI7 configuration
*/
#define SYSCFG_EXTICR2_EXTI7_PA ((uint16_t)0x0000) /*!< PA[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PB ((uint16_t)0x1000) /*!< PB[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PC ((uint16_t)0x2000) /*!< PC[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PD ((uint16_t)0x3000) /*!< PD[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PE ((uint16_t)0x4000) /*!< PE[7] pin */
#define SYSCFG_EXTICR2_EXTI7_PF ((uint16_t)0x5000) /*!< PF[7] pin */
/***************** Bit definition for SYSCFG_EXTICR3 register *****************/
#define SYSCFG_EXTICR3_EXTI8 ((uint16_t)0x000F) /*!< EXTI 8 configuration */
#define SYSCFG_EXTICR3_EXTI9 ((uint16_t)0x00F0) /*!< EXTI 9 configuration */
#define SYSCFG_EXTICR3_EXTI10 ((uint16_t)0x0F00) /*!< EXTI 10 configuration */
#define SYSCFG_EXTICR3_EXTI11 ((uint16_t)0xF000) /*!< EXTI 11 configuration */
/**
* @brief EXTI8 configuration
*/
#define SYSCFG_EXTICR3_EXTI8_PA ((uint16_t)0x0000) /*!< PA[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PB ((uint16_t)0x0001) /*!< PB[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PC ((uint16_t)0x0002) /*!< PC[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PD ((uint16_t)0x0003) /*!< PD[8] pin */
#define SYSCFG_EXTICR3_EXTI8_PE ((uint16_t)0x0004) /*!< PE[8] pin */
/**
* @brief EXTI9 configuration
*/
#define SYSCFG_EXTICR3_EXTI9_PA ((uint16_t)0x0000) /*!< PA[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PB ((uint16_t)0x0010) /*!< PB[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PC ((uint16_t)0x0020) /*!< PC[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PD ((uint16_t)0x0030) /*!< PD[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PE ((uint16_t)0x0040) /*!< PE[9] pin */
#define SYSCFG_EXTICR3_EXTI9_PF ((uint16_t)0x0050) /*!< PF[9] pin */
/**
* @brief EXTI10 configuration
*/
#define SYSCFG_EXTICR3_EXTI10_PA ((uint16_t)0x0000) /*!< PA[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PB ((uint16_t)0x0100) /*!< PB[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PC ((uint16_t)0x0200) /*!< PC[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PD ((uint16_t)0x0300) /*!< PE[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PE ((uint16_t)0x0400) /*!< PD[10] pin */
#define SYSCFG_EXTICR3_EXTI10_PF ((uint16_t)0x0500) /*!< PF[10] pin */
/**
* @brief EXTI11 configuration
*/
#define SYSCFG_EXTICR3_EXTI11_PA ((uint16_t)0x0000) /*!< PA[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PB ((uint16_t)0x1000) /*!< PB[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PC ((uint16_t)0x2000) /*!< PC[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PD ((uint16_t)0x3000) /*!< PD[11] pin */
#define SYSCFG_EXTICR3_EXTI11_PE ((uint16_t)0x4000) /*!< PE[11] pin */
/***************** Bit definition for SYSCFG_EXTICR4 register *****************/
#define SYSCFG_EXTICR4_EXTI12 ((uint16_t)0x000F) /*!< EXTI 12 configuration */
#define SYSCFG_EXTICR4_EXTI13 ((uint16_t)0x00F0) /*!< EXTI 13 configuration */
#define SYSCFG_EXTICR4_EXTI14 ((uint16_t)0x0F00) /*!< EXTI 14 configuration */
#define SYSCFG_EXTICR4_EXTI15 ((uint16_t)0xF000) /*!< EXTI 15 configuration */
/**
* @brief EXTI12 configuration
*/
#define SYSCFG_EXTICR4_EXTI12_PA ((uint16_t)0x0000) /*!< PA[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PB ((uint16_t)0x0001) /*!< PB[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PC ((uint16_t)0x0002) /*!< PC[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PD ((uint16_t)0x0003) /*!< PD[12] pin */
#define SYSCFG_EXTICR4_EXTI12_PE ((uint16_t)0x0004) /*!< PE[12] pin */
/**
* @brief EXTI13 configuration
*/
#define SYSCFG_EXTICR4_EXTI13_PA ((uint16_t)0x0000) /*!< PA[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PB ((uint16_t)0x0010) /*!< PB[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PC ((uint16_t)0x0020) /*!< PC[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PD ((uint16_t)0x0030) /*!< PD[13] pin */
#define SYSCFG_EXTICR4_EXTI13_PE ((uint16_t)0x0040) /*!< PE[13] pin */
/**
* @brief EXTI14 configuration
*/
#define SYSCFG_EXTICR4_EXTI14_PA ((uint16_t)0x0000) /*!< PA[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PB ((uint16_t)0x0100) /*!< PB[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PC ((uint16_t)0x0200) /*!< PC[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PD ((uint16_t)0x0300) /*!< PD[14] pin */
#define SYSCFG_EXTICR4_EXTI14_PE ((uint16_t)0x0400) /*!< PE[14] pin */
/**
* @brief EXTI15 configuration
*/
#define SYSCFG_EXTICR4_EXTI15_PA ((uint16_t)0x0000) /*!< PA[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PB ((uint16_t)0x1000) /*!< PB[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PC ((uint16_t)0x2000) /*!< PC[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PD ((uint16_t)0x3000) /*!< PD[15] pin */
#define SYSCFG_EXTICR4_EXTI15_PE ((uint16_t)0x4000) /*!< PE[15] pin */
/******************************************************************************/
/* */
/* SystemTick */
/* */
/******************************************************************************/
/***************** Bit definition for SysTick_CTRL register *****************/
#define SysTick_CTRL_ENABLE ((uint32_t)0x00000001) /*!< Counter enable */
#define SysTick_CTRL_TICKINT ((uint32_t)0x00000002) /*!< Counting down to 0 pends the SysTick handler */
#define SysTick_CTRL_CLKSOURCE ((uint32_t)0x00000004) /*!< Clock source */
#define SysTick_CTRL_COUNTFLAG ((uint32_t)0x00010000) /*!< Count Flag */
/***************** Bit definition for SysTick_LOAD register *****************/
#define SysTick_LOAD_RELOAD ((uint32_t)0x00FFFFFF) /*!< Value to load into the SysTick Current Value Register when the counter reaches 0 */
/***************** Bit definition for SysTick_VAL register ******************/
#define SysTick_VAL_CURRENT ((uint32_t)0x00FFFFFF) /*!< Current value at the time the register is accessed */
/***************** Bit definition for SysTick_CALIB register ****************/
#define SysTick_CALIB_TENMS ((uint32_t)0x00FFFFFF) /*!< Reload value to use for 10ms timing */
#define SysTick_CALIB_SKEW ((uint32_t)0x40000000) /*!< Calibration value is not exactly 10 ms */
#define SysTick_CALIB_NOREF ((uint32_t)0x80000000) /*!< The reference clock is not provided */
/******************************************************************************/
/* */
/* Nested Vectored Interrupt Controller */
/* */
/******************************************************************************/
/****************** Bit definition for NVIC_ISER register *******************/
#define NVIC_ISER_SETENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt set enable bits */
#define NVIC_ISER_SETENA_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ISER_SETENA_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ISER_SETENA_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ISER_SETENA_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ISER_SETENA_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ISER_SETENA_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ISER_SETENA_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ISER_SETENA_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ISER_SETENA_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ISER_SETENA_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ISER_SETENA_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ISER_SETENA_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ISER_SETENA_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ISER_SETENA_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ISER_SETENA_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ISER_SETENA_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ISER_SETENA_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ISER_SETENA_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ISER_SETENA_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ISER_SETENA_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ISER_SETENA_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ISER_SETENA_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ISER_SETENA_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ISER_SETENA_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ISER_SETENA_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ISER_SETENA_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ISER_SETENA_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ISER_SETENA_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ISER_SETENA_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ISER_SETENA_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ISER_SETENA_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ISER_SETENA_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ICER register *******************/
#define NVIC_ICER_CLRENA ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-enable bits */
#define NVIC_ICER_CLRENA_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ICER_CLRENA_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ICER_CLRENA_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ICER_CLRENA_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ICER_CLRENA_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ICER_CLRENA_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ICER_CLRENA_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ICER_CLRENA_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ICER_CLRENA_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ICER_CLRENA_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ICER_CLRENA_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ICER_CLRENA_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ICER_CLRENA_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ICER_CLRENA_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ICER_CLRENA_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ICER_CLRENA_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ICER_CLRENA_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ICER_CLRENA_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ICER_CLRENA_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ICER_CLRENA_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ICER_CLRENA_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ICER_CLRENA_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ICER_CLRENA_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ICER_CLRENA_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ICER_CLRENA_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ICER_CLRENA_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ICER_CLRENA_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ICER_CLRENA_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ICER_CLRENA_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ICER_CLRENA_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ICER_CLRENA_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ICER_CLRENA_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ISPR register *******************/
#define NVIC_ISPR_SETPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt set-pending bits */
#define NVIC_ISPR_SETPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ISPR_SETPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ISPR_SETPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ISPR_SETPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ISPR_SETPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ISPR_SETPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ISPR_SETPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ISPR_SETPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ISPR_SETPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ISPR_SETPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ISPR_SETPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ISPR_SETPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ISPR_SETPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ISPR_SETPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ISPR_SETPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ISPR_SETPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ISPR_SETPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ISPR_SETPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ISPR_SETPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ISPR_SETPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ISPR_SETPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ISPR_SETPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ISPR_SETPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ISPR_SETPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ISPR_SETPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ISPR_SETPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ISPR_SETPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ISPR_SETPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ISPR_SETPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ISPR_SETPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ISPR_SETPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ISPR_SETPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_ICPR register *******************/
#define NVIC_ICPR_CLRPEND ((uint32_t)0xFFFFFFFF) /*!< Interrupt clear-pending bits */
#define NVIC_ICPR_CLRPEND_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_ICPR_CLRPEND_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_ICPR_CLRPEND_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_ICPR_CLRPEND_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_ICPR_CLRPEND_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_ICPR_CLRPEND_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_ICPR_CLRPEND_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_ICPR_CLRPEND_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_ICPR_CLRPEND_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_ICPR_CLRPEND_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_ICPR_CLRPEND_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_ICPR_CLRPEND_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_ICPR_CLRPEND_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_ICPR_CLRPEND_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_ICPR_CLRPEND_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_ICPR_CLRPEND_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_ICPR_CLRPEND_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_ICPR_CLRPEND_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_ICPR_CLRPEND_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_ICPR_CLRPEND_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_ICPR_CLRPEND_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_ICPR_CLRPEND_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_ICPR_CLRPEND_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_ICPR_CLRPEND_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_ICPR_CLRPEND_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_ICPR_CLRPEND_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_ICPR_CLRPEND_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_ICPR_CLRPEND_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_ICPR_CLRPEND_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_ICPR_CLRPEND_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_ICPR_CLRPEND_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_ICPR_CLRPEND_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_IABR register *******************/
#define NVIC_IABR_ACTIVE ((uint32_t)0xFFFFFFFF) /*!< Interrupt active flags */
#define NVIC_IABR_ACTIVE_0 ((uint32_t)0x00000001) /*!< bit 0 */
#define NVIC_IABR_ACTIVE_1 ((uint32_t)0x00000002) /*!< bit 1 */
#define NVIC_IABR_ACTIVE_2 ((uint32_t)0x00000004) /*!< bit 2 */
#define NVIC_IABR_ACTIVE_3 ((uint32_t)0x00000008) /*!< bit 3 */
#define NVIC_IABR_ACTIVE_4 ((uint32_t)0x00000010) /*!< bit 4 */
#define NVIC_IABR_ACTIVE_5 ((uint32_t)0x00000020) /*!< bit 5 */
#define NVIC_IABR_ACTIVE_6 ((uint32_t)0x00000040) /*!< bit 6 */
#define NVIC_IABR_ACTIVE_7 ((uint32_t)0x00000080) /*!< bit 7 */
#define NVIC_IABR_ACTIVE_8 ((uint32_t)0x00000100) /*!< bit 8 */
#define NVIC_IABR_ACTIVE_9 ((uint32_t)0x00000200) /*!< bit 9 */
#define NVIC_IABR_ACTIVE_10 ((uint32_t)0x00000400) /*!< bit 10 */
#define NVIC_IABR_ACTIVE_11 ((uint32_t)0x00000800) /*!< bit 11 */
#define NVIC_IABR_ACTIVE_12 ((uint32_t)0x00001000) /*!< bit 12 */
#define NVIC_IABR_ACTIVE_13 ((uint32_t)0x00002000) /*!< bit 13 */
#define NVIC_IABR_ACTIVE_14 ((uint32_t)0x00004000) /*!< bit 14 */
#define NVIC_IABR_ACTIVE_15 ((uint32_t)0x00008000) /*!< bit 15 */
#define NVIC_IABR_ACTIVE_16 ((uint32_t)0x00010000) /*!< bit 16 */
#define NVIC_IABR_ACTIVE_17 ((uint32_t)0x00020000) /*!< bit 17 */
#define NVIC_IABR_ACTIVE_18 ((uint32_t)0x00040000) /*!< bit 18 */
#define NVIC_IABR_ACTIVE_19 ((uint32_t)0x00080000) /*!< bit 19 */
#define NVIC_IABR_ACTIVE_20 ((uint32_t)0x00100000) /*!< bit 20 */
#define NVIC_IABR_ACTIVE_21 ((uint32_t)0x00200000) /*!< bit 21 */
#define NVIC_IABR_ACTIVE_22 ((uint32_t)0x00400000) /*!< bit 22 */
#define NVIC_IABR_ACTIVE_23 ((uint32_t)0x00800000) /*!< bit 23 */
#define NVIC_IABR_ACTIVE_24 ((uint32_t)0x01000000) /*!< bit 24 */
#define NVIC_IABR_ACTIVE_25 ((uint32_t)0x02000000) /*!< bit 25 */
#define NVIC_IABR_ACTIVE_26 ((uint32_t)0x04000000) /*!< bit 26 */
#define NVIC_IABR_ACTIVE_27 ((uint32_t)0x08000000) /*!< bit 27 */
#define NVIC_IABR_ACTIVE_28 ((uint32_t)0x10000000) /*!< bit 28 */
#define NVIC_IABR_ACTIVE_29 ((uint32_t)0x20000000) /*!< bit 29 */
#define NVIC_IABR_ACTIVE_30 ((uint32_t)0x40000000) /*!< bit 30 */
#define NVIC_IABR_ACTIVE_31 ((uint32_t)0x80000000) /*!< bit 31 */
/****************** Bit definition for NVIC_PRI0 register *******************/
#define NVIC_IPR0_PRI_0 ((uint32_t)0x000000FF) /*!< Priority of interrupt 0 */
#define NVIC_IPR0_PRI_1 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 1 */
#define NVIC_IPR0_PRI_2 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 2 */
#define NVIC_IPR0_PRI_3 ((uint32_t)0xFF000000) /*!< Priority of interrupt 3 */
/****************** Bit definition for NVIC_PRI1 register *******************/
#define NVIC_IPR1_PRI_4 ((uint32_t)0x000000FF) /*!< Priority of interrupt 4 */
#define NVIC_IPR1_PRI_5 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 5 */
#define NVIC_IPR1_PRI_6 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 6 */
#define NVIC_IPR1_PRI_7 ((uint32_t)0xFF000000) /*!< Priority of interrupt 7 */
/****************** Bit definition for NVIC_PRI2 register *******************/
#define NVIC_IPR2_PRI_8 ((uint32_t)0x000000FF) /*!< Priority of interrupt 8 */
#define NVIC_IPR2_PRI_9 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 9 */
#define NVIC_IPR2_PRI_10 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 10 */
#define NVIC_IPR2_PRI_11 ((uint32_t)0xFF000000) /*!< Priority of interrupt 11 */
/****************** Bit definition for NVIC_PRI3 register *******************/
#define NVIC_IPR3_PRI_12 ((uint32_t)0x000000FF) /*!< Priority of interrupt 12 */
#define NVIC_IPR3_PRI_13 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 13 */
#define NVIC_IPR3_PRI_14 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 14 */
#define NVIC_IPR3_PRI_15 ((uint32_t)0xFF000000) /*!< Priority of interrupt 15 */
/****************** Bit definition for NVIC_PRI4 register *******************/
#define NVIC_IPR4_PRI_16 ((uint32_t)0x000000FF) /*!< Priority of interrupt 16 */
#define NVIC_IPR4_PRI_17 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 17 */
#define NVIC_IPR4_PRI_18 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 18 */
#define NVIC_IPR4_PRI_19 ((uint32_t)0xFF000000) /*!< Priority of interrupt 19 */
/****************** Bit definition for NVIC_PRI5 register *******************/
#define NVIC_IPR5_PRI_20 ((uint32_t)0x000000FF) /*!< Priority of interrupt 20 */
#define NVIC_IPR5_PRI_21 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 21 */
#define NVIC_IPR5_PRI_22 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 22 */
#define NVIC_IPR5_PRI_23 ((uint32_t)0xFF000000) /*!< Priority of interrupt 23 */
/****************** Bit definition for NVIC_PRI6 register *******************/
#define NVIC_IPR6_PRI_24 ((uint32_t)0x000000FF) /*!< Priority of interrupt 24 */
#define NVIC_IPR6_PRI_25 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 25 */
#define NVIC_IPR6_PRI_26 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 26 */
#define NVIC_IPR6_PRI_27 ((uint32_t)0xFF000000) /*!< Priority of interrupt 27 */
/****************** Bit definition for NVIC_PRI7 register *******************/
#define NVIC_IPR7_PRI_28 ((uint32_t)0x000000FF) /*!< Priority of interrupt 28 */
#define NVIC_IPR7_PRI_29 ((uint32_t)0x0000FF00) /*!< Priority of interrupt 29 */
#define NVIC_IPR7_PRI_30 ((uint32_t)0x00FF0000) /*!< Priority of interrupt 30 */
#define NVIC_IPR7_PRI_31 ((uint32_t)0xFF000000) /*!< Priority of interrupt 31 */
/****************** Bit definition for SCB_CPUID register *******************/
#define SCB_CPUID_REVISION ((uint32_t)0x0000000F) /*!< Implementation defined revision number */
#define SCB_CPUID_PARTNO ((uint32_t)0x0000FFF0) /*!< Number of processor within family */
#define SCB_CPUID_Constant ((uint32_t)0x000F0000) /*!< Reads as 0x0F */
#define SCB_CPUID_VARIANT ((uint32_t)0x00F00000) /*!< Implementation defined variant number */
#define SCB_CPUID_IMPLEMENTER ((uint32_t)0xFF000000) /*!< Implementer code. ARM is 0x41 */
/******************* Bit definition for SCB_ICSR register *******************/
#define SCB_ICSR_VECTACTIVE ((uint32_t)0x000001FF) /*!< Active ISR number field */
#define SCB_ICSR_RETTOBASE ((uint32_t)0x00000800) /*!< All active exceptions minus the IPSR_current_exception yields the empty set */
#define SCB_ICSR_VECTPENDING ((uint32_t)0x003FF000) /*!< Pending ISR number field */
#define SCB_ICSR_ISRPENDING ((uint32_t)0x00400000) /*!< Interrupt pending flag */
#define SCB_ICSR_ISRPREEMPT ((uint32_t)0x00800000) /*!< It indicates that a pending interrupt becomes active in the next running cycle */
#define SCB_ICSR_PENDSTCLR ((uint32_t)0x02000000) /*!< Clear pending SysTick bit */
#define SCB_ICSR_PENDSTSET ((uint32_t)0x04000000) /*!< Set pending SysTick bit */
#define SCB_ICSR_PENDSVCLR ((uint32_t)0x08000000) /*!< Clear pending pendSV bit */
#define SCB_ICSR_PENDSVSET ((uint32_t)0x10000000) /*!< Set pending pendSV bit */
#define SCB_ICSR_NMIPENDSET ((uint32_t)0x80000000) /*!< Set pending NMI bit */
/******************* Bit definition for SCB_VTOR register *******************/
#define SCB_VTOR_TBLOFF ((uint32_t)0x1FFFFF80) /*!< Vector table base offset field */
#define SCB_VTOR_TBLBASE ((uint32_t)0x20000000) /*!< Table base in code(0) or RAM(1) */
/*!<***************** Bit definition for SCB_AIRCR register *******************/
#define SCB_AIRCR_VECTRESET ((uint32_t)0x00000001) /*!< System Reset bit */
#define SCB_AIRCR_VECTCLRACTIVE ((uint32_t)0x00000002) /*!< Clear active vector bit */
#define SCB_AIRCR_SYSRESETREQ ((uint32_t)0x00000004) /*!< Requests chip control logic to generate a reset */
#define SCB_AIRCR_PRIGROUP ((uint32_t)0x00000700) /*!< PRIGROUP[2:0] bits (Priority group) */
#define SCB_AIRCR_PRIGROUP_0 ((uint32_t)0x00000100) /*!< Bit 0 */
#define SCB_AIRCR_PRIGROUP_1 ((uint32_t)0x00000200) /*!< Bit 1 */
#define SCB_AIRCR_PRIGROUP_2 ((uint32_t)0x00000400) /*!< Bit 2 */
/* prority group configuration */
#define SCB_AIRCR_PRIGROUP0 ((uint32_t)0x00000000) /*!< Priority group=0 (7 bits of pre-emption priority, 1 bit of subpriority) */
#define SCB_AIRCR_PRIGROUP1 ((uint32_t)0x00000100) /*!< Priority group=1 (6 bits of pre-emption priority, 2 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP2 ((uint32_t)0x00000200) /*!< Priority group=2 (5 bits of pre-emption priority, 3 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP3 ((uint32_t)0x00000300) /*!< Priority group=3 (4 bits of pre-emption priority, 4 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP4 ((uint32_t)0x00000400) /*!< Priority group=4 (3 bits of pre-emption priority, 5 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP5 ((uint32_t)0x00000500) /*!< Priority group=5 (2 bits of pre-emption priority, 6 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP6 ((uint32_t)0x00000600) /*!< Priority group=6 (1 bit of pre-emption priority, 7 bits of subpriority) */
#define SCB_AIRCR_PRIGROUP7 ((uint32_t)0x00000700) /*!< Priority group=7 (no pre-emption priority, 8 bits of subpriority) */
#define SCB_AIRCR_ENDIANESS ((uint32_t)0x00008000) /*!< Data endianness bit */
#define SCB_AIRCR_VECTKEY ((uint32_t)0xFFFF0000) /*!< Register key (VECTKEY) - Reads as 0xFA05 (VECTKEYSTAT) */
/******************* Bit definition for SCB_SCR register ********************/
#define SCB_SCR_SLEEPONEXIT ((uint8_t)0x02) /*!< Sleep on exit bit */
#define SCB_SCR_SLEEPDEEP ((uint8_t)0x04) /*!< Sleep deep bit */
#define SCB_SCR_SEVONPEND ((uint8_t)0x10) /*!< Wake up from WFE */
/******************** Bit definition for SCB_CCR register *******************/
#define SCB_CCR_NONBASETHRDENA ((uint16_t)0x0001) /*!< Thread mode can be entered from any level in Handler mode by controlled return value */
#define SCB_CCR_USERSETMPEND ((uint16_t)0x0002) /*!< Enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception */
#define SCB_CCR_UNALIGN_TRP ((uint16_t)0x0008) /*!< Trap for unaligned access */
#define SCB_CCR_DIV_0_TRP ((uint16_t)0x0010) /*!< Trap on Divide by 0 */
#define SCB_CCR_BFHFNMIGN ((uint16_t)0x0100) /*!< Handlers running at priority -1 and -2 */
#define SCB_CCR_STKALIGN ((uint16_t)0x0200) /*!< On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned */
/******************* Bit definition for SCB_SHPR register ********************/
#define SCB_SHPR_PRI_N ((uint32_t)0x000000FF) /*!< Priority of system handler 4,8, and 12. Mem Manage, reserved and Debug Monitor */
#define SCB_SHPR_PRI_N1 ((uint32_t)0x0000FF00) /*!< Priority of system handler 5,9, and 13. Bus Fault, reserved and reserved */
#define SCB_SHPR_PRI_N2 ((uint32_t)0x00FF0000) /*!< Priority of system handler 6,10, and 14. Usage Fault, reserved and PendSV */
#define SCB_SHPR_PRI_N3 ((uint32_t)0xFF000000) /*!< Priority of system handler 7,11, and 15. Reserved, SVCall and SysTick */
/****************** Bit definition for SCB_SHCSR register *******************/
#define SCB_SHCSR_MEMFAULTACT ((uint32_t)0x00000001) /*!< MemManage is active */
#define SCB_SHCSR_BUSFAULTACT ((uint32_t)0x00000002) /*!< BusFault is active */
#define SCB_SHCSR_USGFAULTACT ((uint32_t)0x00000008) /*!< UsageFault is active */
#define SCB_SHCSR_SVCALLACT ((uint32_t)0x00000080) /*!< SVCall is active */
#define SCB_SHCSR_MONITORACT ((uint32_t)0x00000100) /*!< Monitor is active */
#define SCB_SHCSR_PENDSVACT ((uint32_t)0x00000400) /*!< PendSV is active */
#define SCB_SHCSR_SYSTICKACT ((uint32_t)0x00000800) /*!< SysTick is active */
#define SCB_SHCSR_USGFAULTPENDED ((uint32_t)0x00001000) /*!< Usage Fault is pended */
#define SCB_SHCSR_MEMFAULTPENDED ((uint32_t)0x00002000) /*!< MemManage is pended */
#define SCB_SHCSR_BUSFAULTPENDED ((uint32_t)0x00004000) /*!< Bus Fault is pended */
#define SCB_SHCSR_SVCALLPENDED ((uint32_t)0x00008000) /*!< SVCall is pended */
#define SCB_SHCSR_MEMFAULTENA ((uint32_t)0x00010000) /*!< MemManage enable */
#define SCB_SHCSR_BUSFAULTENA ((uint32_t)0x00020000) /*!< Bus Fault enable */
#define SCB_SHCSR_USGFAULTENA ((uint32_t)0x00040000) /*!< UsageFault enable */
/******************* Bit definition for SCB_CFSR register *******************/
/*!< MFSR */
#define SCB_CFSR_IACCVIOL ((uint32_t)0x00000001) /*!< Instruction access violation */
#define SCB_CFSR_DACCVIOL ((uint32_t)0x00000002) /*!< Data access violation */
#define SCB_CFSR_MUNSTKERR ((uint32_t)0x00000008) /*!< Unstacking error */
#define SCB_CFSR_MSTKERR ((uint32_t)0x00000010) /*!< Stacking error */
#define SCB_CFSR_MMARVALID ((uint32_t)0x00000080) /*!< Memory Manage Address Register address valid flag */
/*!< BFSR */
#define SCB_CFSR_IBUSERR ((uint32_t)0x00000100) /*!< Instruction bus error flag */
#define SCB_CFSR_PRECISERR ((uint32_t)0x00000200) /*!< Precise data bus error */
#define SCB_CFSR_IMPRECISERR ((uint32_t)0x00000400) /*!< Imprecise data bus error */
#define SCB_CFSR_UNSTKERR ((uint32_t)0x00000800) /*!< Unstacking error */
#define SCB_CFSR_STKERR ((uint32_t)0x00001000) /*!< Stacking error */
#define SCB_CFSR_BFARVALID ((uint32_t)0x00008000) /*!< Bus Fault Address Register address valid flag */
/*!< UFSR */
#define SCB_CFSR_UNDEFINSTR ((uint32_t)0x00010000) /*!< The processor attempt to excecute an undefined instruction */
#define SCB_CFSR_INVSTATE ((uint32_t)0x00020000) /*!< Invalid combination of EPSR and instruction */
#define SCB_CFSR_INVPC ((uint32_t)0x00040000) /*!< Attempt to load EXC_RETURN into pc illegally */
#define SCB_CFSR_NOCP ((uint32_t)0x00080000) /*!< Attempt to use a coprocessor instruction */
#define SCB_CFSR_UNALIGNED ((uint32_t)0x01000000) /*!< Fault occurs when there is an attempt to make an unaligned memory access */
#define SCB_CFSR_DIVBYZERO ((uint32_t)0x02000000) /*!< Fault occurs when SDIV or DIV instruction is used with a divisor of 0 */
/******************* Bit definition for SCB_HFSR register *******************/
#define SCB_HFSR_VECTTBL ((uint32_t)0x00000002) /*!< Fault occures because of vector table read on exception processing */
#define SCB_HFSR_FORCED ((uint32_t)0x40000000) /*!< Hard Fault activated when a configurable Fault was received and cannot activate */
#define SCB_HFSR_DEBUGEVT ((uint32_t)0x80000000) /*!< Fault related to debug */
/******************* Bit definition for SCB_DFSR register *******************/
#define SCB_DFSR_HALTED ((uint8_t)0x01) /*!< Halt request flag */
#define SCB_DFSR_BKPT ((uint8_t)0x02) /*!< BKPT flag */
#define SCB_DFSR_DWTTRAP ((uint8_t)0x04) /*!< Data Watchpoint and Trace (DWT) flag */
#define SCB_DFSR_VCATCH ((uint8_t)0x08) /*!< Vector catch flag */
#define SCB_DFSR_EXTERNAL ((uint8_t)0x10) /*!< External debug request flag */
/******************* Bit definition for SCB_MMFAR register ******************/
#define SCB_MMFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Mem Manage fault address field */
/******************* Bit definition for SCB_BFAR register *******************/
#define SCB_BFAR_ADDRESS ((uint32_t)0xFFFFFFFF) /*!< Bus fault address field */
/******************* Bit definition for SCB_afsr register *******************/
#define SCB_AFSR_IMPDEF ((uint32_t)0xFFFFFFFF) /*!< Implementation defined */
/******************************************************************************/
/* */
/* External Interrupt/Event Controller */
/* */
/******************************************************************************/
/******************* Bit definition for EXTI_IMR register *******************/
#define EXTI_IMR_MR0 ((uint32_t)0x00000001) /*!< Interrupt Mask on line 0 */
#define EXTI_IMR_MR1 ((uint32_t)0x00000002) /*!< Interrupt Mask on line 1 */
#define EXTI_IMR_MR2 ((uint32_t)0x00000004) /*!< Interrupt Mask on line 2 */
#define EXTI_IMR_MR3 ((uint32_t)0x00000008) /*!< Interrupt Mask on line 3 */
#define EXTI_IMR_MR4 ((uint32_t)0x00000010) /*!< Interrupt Mask on line 4 */
#define EXTI_IMR_MR5 ((uint32_t)0x00000020) /*!< Interrupt Mask on line 5 */
#define EXTI_IMR_MR6 ((uint32_t)0x00000040) /*!< Interrupt Mask on line 6 */
#define EXTI_IMR_MR7 ((uint32_t)0x00000080) /*!< Interrupt Mask on line 7 */
#define EXTI_IMR_MR8 ((uint32_t)0x00000100) /*!< Interrupt Mask on line 8 */
#define EXTI_IMR_MR9 ((uint32_t)0x00000200) /*!< Interrupt Mask on line 9 */
#define EXTI_IMR_MR10 ((uint32_t)0x00000400) /*!< Interrupt Mask on line 10 */
#define EXTI_IMR_MR11 ((uint32_t)0x00000800) /*!< Interrupt Mask on line 11 */
#define EXTI_IMR_MR12 ((uint32_t)0x00001000) /*!< Interrupt Mask on line 12 */
#define EXTI_IMR_MR13 ((uint32_t)0x00002000) /*!< Interrupt Mask on line 13 */
#define EXTI_IMR_MR14 ((uint32_t)0x00004000) /*!< Interrupt Mask on line 14 */
#define EXTI_IMR_MR15 ((uint32_t)0x00008000) /*!< Interrupt Mask on line 15 */
#define EXTI_IMR_MR16 ((uint32_t)0x00010000) /*!< Interrupt Mask on line 16 */
#define EXTI_IMR_MR17 ((uint32_t)0x00020000) /*!< Interrupt Mask on line 17 */
#define EXTI_IMR_MR18 ((uint32_t)0x00040000) /*!< Interrupt Mask on line 18 */
#define EXTI_IMR_MR19 ((uint32_t)0x00080000) /*!< Interrupt Mask on line 19 */
#define EXTI_IMR_MR20 ((uint32_t)0x00100000) /*!< Interrupt Mask on line 20 */
/******************* Bit definition for EXTI_EMR register *******************/
#define EXTI_EMR_MR0 ((uint32_t)0x00000001) /*!< Event Mask on line 0 */
#define EXTI_EMR_MR1 ((uint32_t)0x00000002) /*!< Event Mask on line 1 */
#define EXTI_EMR_MR2 ((uint32_t)0x00000004) /*!< Event Mask on line 2 */
#define EXTI_EMR_MR3 ((uint32_t)0x00000008) /*!< Event Mask on line 3 */
#define EXTI_EMR_MR4 ((uint32_t)0x00000010) /*!< Event Mask on line 4 */
#define EXTI_EMR_MR5 ((uint32_t)0x00000020) /*!< Event Mask on line 5 */
#define EXTI_EMR_MR6 ((uint32_t)0x00000040) /*!< Event Mask on line 6 */
#define EXTI_EMR_MR7 ((uint32_t)0x00000080) /*!< Event Mask on line 7 */
#define EXTI_EMR_MR8 ((uint32_t)0x00000100) /*!< Event Mask on line 8 */
#define EXTI_EMR_MR9 ((uint32_t)0x00000200) /*!< Event Mask on line 9 */
#define EXTI_EMR_MR10 ((uint32_t)0x00000400) /*!< Event Mask on line 10 */
#define EXTI_EMR_MR11 ((uint32_t)0x00000800) /*!< Event Mask on line 11 */
#define EXTI_EMR_MR12 ((uint32_t)0x00001000) /*!< Event Mask on line 12 */
#define EXTI_EMR_MR13 ((uint32_t)0x00002000) /*!< Event Mask on line 13 */
#define EXTI_EMR_MR14 ((uint32_t)0x00004000) /*!< Event Mask on line 14 */
#define EXTI_EMR_MR15 ((uint32_t)0x00008000) /*!< Event Mask on line 15 */
#define EXTI_EMR_MR16 ((uint32_t)0x00010000) /*!< Event Mask on line 16 */
#define EXTI_EMR_MR17 ((uint32_t)0x00020000) /*!< Event Mask on line 17 */
#define EXTI_EMR_MR18 ((uint32_t)0x00040000) /*!< Event Mask on line 18 */
#define EXTI_EMR_MR19 ((uint32_t)0x00080000) /*!< Event Mask on line 19 */
#define EXTI_EMR_MR20 ((uint32_t)0x00100000) /*!< Event Mask on line 20 */
/****************** Bit definition for EXTI_RTSR register *******************/
#define EXTI_RTSR_TR0 ((uint32_t)0x00000001) /*!< Rising trigger event configuration bit of line 0 */
#define EXTI_RTSR_TR1 ((uint32_t)0x00000002) /*!< Rising trigger event configuration bit of line 1 */
#define EXTI_RTSR_TR2 ((uint32_t)0x00000004) /*!< Rising trigger event configuration bit of line 2 */
#define EXTI_RTSR_TR3 ((uint32_t)0x00000008) /*!< Rising trigger event configuration bit of line 3 */
#define EXTI_RTSR_TR4 ((uint32_t)0x00000010) /*!< Rising trigger event configuration bit of line 4 */
#define EXTI_RTSR_TR5 ((uint32_t)0x00000020) /*!< Rising trigger event configuration bit of line 5 */
#define EXTI_RTSR_TR6 ((uint32_t)0x00000040) /*!< Rising trigger event configuration bit of line 6 */
#define EXTI_RTSR_TR7 ((uint32_t)0x00000080) /*!< Rising trigger event configuration bit of line 7 */
#define EXTI_RTSR_TR8 ((uint32_t)0x00000100) /*!< Rising trigger event configuration bit of line 8 */
#define EXTI_RTSR_TR9 ((uint32_t)0x00000200) /*!< Rising trigger event configuration bit of line 9 */
#define EXTI_RTSR_TR10 ((uint32_t)0x00000400) /*!< Rising trigger event configuration bit of line 10 */
#define EXTI_RTSR_TR11 ((uint32_t)0x00000800) /*!< Rising trigger event configuration bit of line 11 */
#define EXTI_RTSR_TR12 ((uint32_t)0x00001000) /*!< Rising trigger event configuration bit of line 12 */
#define EXTI_RTSR_TR13 ((uint32_t)0x00002000) /*!< Rising trigger event configuration bit of line 13 */
#define EXTI_RTSR_TR14 ((uint32_t)0x00004000) /*!< Rising trigger event configuration bit of line 14 */
#define EXTI_RTSR_TR15 ((uint32_t)0x00008000) /*!< Rising trigger event configuration bit of line 15 */
#define EXTI_RTSR_TR16 ((uint32_t)0x00010000) /*!< Rising trigger event configuration bit of line 16 */
#define EXTI_RTSR_TR17 ((uint32_t)0x00020000) /*!< Rising trigger event configuration bit of line 17 */
#define EXTI_RTSR_TR18 ((uint32_t)0x00040000) /*!< Rising trigger event configuration bit of line 18 */
#define EXTI_RTSR_TR19 ((uint32_t)0x00080000) /*!< Rising trigger event configuration bit of line 19 */
#define EXTI_RTSR_TR20 ((uint32_t)0x00100000) /*!< Rising trigger event configuration bit of line 20 */
/****************** Bit definition for EXTI_FTSR register *******************/
#define EXTI_FTSR_TR0 ((uint32_t)0x00000001) /*!< Falling trigger event configuration bit of line 0 */
#define EXTI_FTSR_TR1 ((uint32_t)0x00000002) /*!< Falling trigger event configuration bit of line 1 */
#define EXTI_FTSR_TR2 ((uint32_t)0x00000004) /*!< Falling trigger event configuration bit of line 2 */
#define EXTI_FTSR_TR3 ((uint32_t)0x00000008) /*!< Falling trigger event configuration bit of line 3 */
#define EXTI_FTSR_TR4 ((uint32_t)0x00000010) /*!< Falling trigger event configuration bit of line 4 */
#define EXTI_FTSR_TR5 ((uint32_t)0x00000020) /*!< Falling trigger event configuration bit of line 5 */
#define EXTI_FTSR_TR6 ((uint32_t)0x00000040) /*!< Falling trigger event configuration bit of line 6 */
#define EXTI_FTSR_TR7 ((uint32_t)0x00000080) /*!< Falling trigger event configuration bit of line 7 */
#define EXTI_FTSR_TR8 ((uint32_t)0x00000100) /*!< Falling trigger event configuration bit of line 8 */
#define EXTI_FTSR_TR9 ((uint32_t)0x00000200) /*!< Falling trigger event configuration bit of line 9 */
#define EXTI_FTSR_TR10 ((uint32_t)0x00000400) /*!< Falling trigger event configuration bit of line 10 */
#define EXTI_FTSR_TR11 ((uint32_t)0x00000800) /*!< Falling trigger event configuration bit of line 11 */
#define EXTI_FTSR_TR12 ((uint32_t)0x00001000) /*!< Falling trigger event configuration bit of line 12 */
#define EXTI_FTSR_TR13 ((uint32_t)0x00002000) /*!< Falling trigger event configuration bit of line 13 */
#define EXTI_FTSR_TR14 ((uint32_t)0x00004000) /*!< Falling trigger event configuration bit of line 14 */
#define EXTI_FTSR_TR15 ((uint32_t)0x00008000) /*!< Falling trigger event configuration bit of line 15 */
#define EXTI_FTSR_TR16 ((uint32_t)0x00010000) /*!< Falling trigger event configuration bit of line 16 */
#define EXTI_FTSR_TR17 ((uint32_t)0x00020000) /*!< Falling trigger event configuration bit of line 17 */
#define EXTI_FTSR_TR18 ((uint32_t)0x00040000) /*!< Falling trigger event configuration bit of line 18 */
#define EXTI_FTSR_TR19 ((uint32_t)0x00080000) /*!< Falling trigger event configuration bit of line 19 */
#define EXTI_FTSR_TR20 ((uint32_t)0x00100000) /*!< Falling trigger event configuration bit of line 20 */
/****************** Bit definition for EXTI_SWIER register ******************/
#define EXTI_SWIER_SWIER0 ((uint32_t)0x00000001) /*!< Software Interrupt on line 0 */
#define EXTI_SWIER_SWIER1 ((uint32_t)0x00000002) /*!< Software Interrupt on line 1 */
#define EXTI_SWIER_SWIER2 ((uint32_t)0x00000004) /*!< Software Interrupt on line 2 */
#define EXTI_SWIER_SWIER3 ((uint32_t)0x00000008) /*!< Software Interrupt on line 3 */
#define EXTI_SWIER_SWIER4 ((uint32_t)0x00000010) /*!< Software Interrupt on line 4 */
#define EXTI_SWIER_SWIER5 ((uint32_t)0x00000020) /*!< Software Interrupt on line 5 */
#define EXTI_SWIER_SWIER6 ((uint32_t)0x00000040) /*!< Software Interrupt on line 6 */
#define EXTI_SWIER_SWIER7 ((uint32_t)0x00000080) /*!< Software Interrupt on line 7 */
#define EXTI_SWIER_SWIER8 ((uint32_t)0x00000100) /*!< Software Interrupt on line 8 */
#define EXTI_SWIER_SWIER9 ((uint32_t)0x00000200) /*!< Software Interrupt on line 9 */
#define EXTI_SWIER_SWIER10 ((uint32_t)0x00000400) /*!< Software Interrupt on line 10 */
#define EXTI_SWIER_SWIER11 ((uint32_t)0x00000800) /*!< Software Interrupt on line 11 */
#define EXTI_SWIER_SWIER12 ((uint32_t)0x00001000) /*!< Software Interrupt on line 12 */
#define EXTI_SWIER_SWIER13 ((uint32_t)0x00002000) /*!< Software Interrupt on line 13 */
#define EXTI_SWIER_SWIER14 ((uint32_t)0x00004000) /*!< Software Interrupt on line 14 */
#define EXTI_SWIER_SWIER15 ((uint32_t)0x00008000) /*!< Software Interrupt on line 15 */
#define EXTI_SWIER_SWIER16 ((uint32_t)0x00010000) /*!< Software Interrupt on line 16 */
#define EXTI_SWIER_SWIER17 ((uint32_t)0x00020000) /*!< Software Interrupt on line 17 */
#define EXTI_SWIER_SWIER18 ((uint32_t)0x00040000) /*!< Software Interrupt on line 18 */
#define EXTI_SWIER_SWIER19 ((uint32_t)0x00080000) /*!< Software Interrupt on line 19 */
#define EXTI_SWIER_SWIER20 ((uint32_t)0x00100000) /*!< Software Interrupt on line 20 */
/******************* Bit definition for EXTI_PR register ********************/
#define EXTI_PR_PR0 ((uint32_t)0x00000001) /*!< Pending bit 0 */
#define EXTI_PR_PR1 ((uint32_t)0x00000002) /*!< Pending bit 1 */
#define EXTI_PR_PR2 ((uint32_t)0x00000004) /*!< Pending bit 2 */
#define EXTI_PR_PR3 ((uint32_t)0x00000008) /*!< Pending bit 3 */
#define EXTI_PR_PR4 ((uint32_t)0x00000010) /*!< Pending bit 4 */
#define EXTI_PR_PR5 ((uint32_t)0x00000020) /*!< Pending bit 5 */
#define EXTI_PR_PR6 ((uint32_t)0x00000040) /*!< Pending bit 6 */
#define EXTI_PR_PR7 ((uint32_t)0x00000080) /*!< Pending bit 7 */
#define EXTI_PR_PR8 ((uint32_t)0x00000100) /*!< Pending bit 8 */
#define EXTI_PR_PR9 ((uint32_t)0x00000200) /*!< Pending bit 9 */
#define EXTI_PR_PR10 ((uint32_t)0x00000400) /*!< Pending bit 10 */
#define EXTI_PR_PR11 ((uint32_t)0x00000800) /*!< Pending bit 11 */
#define EXTI_PR_PR12 ((uint32_t)0x00001000) /*!< Pending bit 12 */
#define EXTI_PR_PR13 ((uint32_t)0x00002000) /*!< Pending bit 13 */
#define EXTI_PR_PR14 ((uint32_t)0x00004000) /*!< Pending bit 14 */
#define EXTI_PR_PR15 ((uint32_t)0x00008000) /*!< Pending bit 15 */
#define EXTI_PR_PR16 ((uint32_t)0x00010000) /*!< Pending bit 16 */
#define EXTI_PR_PR17 ((uint32_t)0x00020000) /*!< Pending bit 17 */
#define EXTI_PR_PR18 ((uint32_t)0x00040000) /*!< Pending bit 18 */
#define EXTI_PR_PR19 ((uint32_t)0x00080000) /*!< Pending bit 19 */
#define EXTI_PR_PR20 ((uint32_t)0x00100000) /*!< Pending bit 20 */
/******************************************************************************/
/* */
/* DMA Controller */
/* */
/******************************************************************************/
/******************* Bit definition for DMA_ISR register ********************/
#define DMA_ISR_GIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt flag */
#define DMA_ISR_TCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete flag */
#define DMA_ISR_HTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer flag */
#define DMA_ISR_TEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error flag */
#define DMA_ISR_GIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt flag */
#define DMA_ISR_TCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete flag */
#define DMA_ISR_HTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer flag */
#define DMA_ISR_TEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error flag */
#define DMA_ISR_GIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt flag */
#define DMA_ISR_TCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete flag */
#define DMA_ISR_HTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer flag */
#define DMA_ISR_TEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error flag */
#define DMA_ISR_GIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt flag */
#define DMA_ISR_TCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete flag */
#define DMA_ISR_HTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer flag */
#define DMA_ISR_TEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error flag */
#define DMA_ISR_GIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt flag */
#define DMA_ISR_TCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete flag */
#define DMA_ISR_HTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer flag */
#define DMA_ISR_TEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error flag */
/******************* Bit definition for DMA_IFCR register *******************/
#define DMA_IFCR_CGIF1 ((uint32_t)0x00000001) /*!< Channel 1 Global interrupt clear */
#define DMA_IFCR_CTCIF1 ((uint32_t)0x00000002) /*!< Channel 1 Transfer Complete clear */
#define DMA_IFCR_CHTIF1 ((uint32_t)0x00000004) /*!< Channel 1 Half Transfer clear */
#define DMA_IFCR_CTEIF1 ((uint32_t)0x00000008) /*!< Channel 1 Transfer Error clear */
#define DMA_IFCR_CGIF2 ((uint32_t)0x00000010) /*!< Channel 2 Global interrupt clear */
#define DMA_IFCR_CTCIF2 ((uint32_t)0x00000020) /*!< Channel 2 Transfer Complete clear */
#define DMA_IFCR_CHTIF2 ((uint32_t)0x00000040) /*!< Channel 2 Half Transfer clear */
#define DMA_IFCR_CTEIF2 ((uint32_t)0x00000080) /*!< Channel 2 Transfer Error clear */
#define DMA_IFCR_CGIF3 ((uint32_t)0x00000100) /*!< Channel 3 Global interrupt clear */
#define DMA_IFCR_CTCIF3 ((uint32_t)0x00000200) /*!< Channel 3 Transfer Complete clear */
#define DMA_IFCR_CHTIF3 ((uint32_t)0x00000400) /*!< Channel 3 Half Transfer clear */
#define DMA_IFCR_CTEIF3 ((uint32_t)0x00000800) /*!< Channel 3 Transfer Error clear */
#define DMA_IFCR_CGIF4 ((uint32_t)0x00001000) /*!< Channel 4 Global interrupt clear */
#define DMA_IFCR_CTCIF4 ((uint32_t)0x00002000) /*!< Channel 4 Transfer Complete clear */
#define DMA_IFCR_CHTIF4 ((uint32_t)0x00004000) /*!< Channel 4 Half Transfer clear */
#define DMA_IFCR_CTEIF4 ((uint32_t)0x00008000) /*!< Channel 4 Transfer Error clear */
#define DMA_IFCR_CGIF5 ((uint32_t)0x00010000) /*!< Channel 5 Global interrupt clear */
#define DMA_IFCR_CTCIF5 ((uint32_t)0x00020000) /*!< Channel 5 Transfer Complete clear */
#define DMA_IFCR_CHTIF5 ((uint32_t)0x00040000) /*!< Channel 5 Half Transfer clear */
#define DMA_IFCR_CTEIF5 ((uint32_t)0x00080000) /*!< Channel 5 Transfer Error clear */
/******************* Bit definition for DMA_CCR1 register *******************/
#define DMA_CCR1_EN ((uint16_t)0x0001) /*!< Channel enable*/
#define DMA_CCR1_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */
#define DMA_CCR1_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR1_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR1_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR1_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR1_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR1_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR1_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR1_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR1_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR1_PSIZE_8BIT ((uint16_t)0x0000) /*!< PSIZE 8 bit */
#define DMA_CCR1_PSIZE_16BIT ((uint16_t)0x0100) /*!< PSIZE 16 bit */
#define DMA_CCR1_PSIZE_32BIT ((uint16_t)0x0200) /*!< PSIZE 32 bit */
#define DMA_CCR1_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR1_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR1_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR1_MSIZE_8BIT ((uint16_t)0x0000) /*!< MSIZE 8 bit */
#define DMA_CCR1_MSIZE_16BIT ((uint16_t)0x0400) /*!< MSIZE 16 bit */
#define DMA_CCR1_MSIZE_32BIT ((uint16_t)0x0800) /*!< MSIZE 32 bit */
#define DMA_CCR1_PL ((uint16_t)0x3000) /*!< PL[1:0] bits(Channel Priority level) */
#define DMA_CCR1_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR1_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR1_PL_LOW ((uint16_t)0x0000) /*!< PL low*/
#define DMA_CCR1_PL_MEDIUM ((uint16_t)0x1000) /*!< PL medium */
#define DMA_CCR1_PL_HIGH ((uint16_t)0x2000) /*!< PL high */
#define DMA_CCR1_PL_HIGHEST ((uint16_t)0x3000) /*!< PL highest */
#define DMA_CCR1_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/******************* Bit definition for DMA_CCR2 register *******************/
#define DMA_CCR2_EN ((uint16_t)0x0001) /*!< Channel enable */
#define DMA_CCR2_TCIE ((uint16_t)0x0002) /*!< ransfer complete interrupt enable */
#define DMA_CCR2_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR2_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR2_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR2_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR2_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR2_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR2_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR2_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR2_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR2_PSIZE_8BIT ((uint16_t)0x0000) /*!< PSIZE 8 bit */
#define DMA_CCR2_PSIZE_16BIT ((uint16_t)0x0100) /*!< PSIZE 16 bit */
#define DMA_CCR2_PSIZE_32BIT ((uint16_t)0x0200) /*!< PSIZE 32 bit */
#define DMA_CCR2_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR2_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR2_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR2_MSIZE_8BIT ((uint16_t)0x0000) /*!< MSIZE 8 bit */
#define DMA_CCR2_MSIZE_16BIT ((uint16_t)0x0400) /*!< MSIZE 16 bit */
#define DMA_CCR2_MSIZE_32BIT ((uint16_t)0x0800) /*!< MSIZE 32 bit */
#define DMA_CCR2_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */
#define DMA_CCR2_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR2_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR2_PL_LOW ((uint16_t)0x0000) /*!< PL low*/
#define DMA_CCR2_PL_MEDIUM ((uint16_t)0x1000) /*!< PL medium */
#define DMA_CCR2_PL_HIGH ((uint16_t)0x2000) /*!< PL high */
#define DMA_CCR2_PL_HIGHEST ((uint16_t)0x3000) /*!< PL highest */
#define DMA_CCR2_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/******************* Bit definition for DMA_CCR3 register *******************/
#define DMA_CCR3_EN ((uint16_t)0x0001) /*!< Channel enable */
#define DMA_CCR3_TCIE ((uint16_t)0x0002) /*!< Transfer complete interrupt enable */
#define DMA_CCR3_HTIE ((uint16_t)0x0004) /*!< Half Transfer interrupt enable */
#define DMA_CCR3_TEIE ((uint16_t)0x0008) /*!< Transfer error interrupt enable */
#define DMA_CCR3_DIR ((uint16_t)0x0010) /*!< Data transfer direction */
#define DMA_CCR3_CIRC ((uint16_t)0x0020) /*!< Circular mode */
#define DMA_CCR3_PINC ((uint16_t)0x0040) /*!< Peripheral increment mode */
#define DMA_CCR3_MINC ((uint16_t)0x0080) /*!< Memory increment mode */
#define DMA_CCR3_PSIZE ((uint16_t)0x0300) /*!< PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR3_PSIZE_0 ((uint16_t)0x0100) /*!< Bit 0 */
#define DMA_CCR3_PSIZE_1 ((uint16_t)0x0200) /*!< Bit 1 */
#define DMA_CCR3_PSIZE_8BIT ((uint16_t)0x0000) /*!< PSIZE 8 bit */
#define DMA_CCR3_PSIZE_16BIT ((uint16_t)0x0100) /*!< PSIZE 16 bit */
#define DMA_CCR3_PSIZE_32BIT ((uint16_t)0x0200) /*!< PSIZE 32 bit */
#define DMA_CCR3_MSIZE ((uint16_t)0x0C00) /*!< MSIZE[1:0] bits (Memory size) */
#define DMA_CCR3_MSIZE_0 ((uint16_t)0x0400) /*!< Bit 0 */
#define DMA_CCR3_MSIZE_1 ((uint16_t)0x0800) /*!< Bit 1 */
#define DMA_CCR3_MSIZE_8BIT ((uint16_t)0x0000) /*!< MSIZE 8 bit */
#define DMA_CCR3_MSIZE_16BIT ((uint16_t)0x0400) /*!< MSIZE 16 bit */
#define DMA_CCR3_MSIZE_32BIT ((uint16_t)0x0800) /*!< MSIZE 32 bit */
#define DMA_CCR3_PL ((uint16_t)0x3000) /*!< PL[1:0] bits (Channel Priority level) */
#define DMA_CCR3_PL_0 ((uint16_t)0x1000) /*!< Bit 0 */
#define DMA_CCR3_PL_1 ((uint16_t)0x2000) /*!< Bit 1 */
#define DMA_CCR3_PL_LOW ((uint16_t)0x0000) /*!< PL low*/
#define DMA_CCR3_PL_MEDIUM ((uint16_t)0x1000) /*!< PL medium */
#define DMA_CCR3_PL_HIGH ((uint16_t)0x2000) /*!< PL high */
#define DMA_CCR3_PL_HIGHEST ((uint16_t)0x3000) /*!< PL highest */
#define DMA_CCR3_MEM2MEM ((uint16_t)0x4000) /*!< Memory to memory mode */
/*!<****************** Bit definition for DMA_CCR4 register *******************/
#define DMA_CCR4_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR4_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR4_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR4_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR4_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR4_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR4_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR4_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR4_PSIZE ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR4_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR4_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR4_PSIZE_8BIT ((uint16_t)0x0000) /*!< PSIZE 8 bit */
#define DMA_CCR4_PSIZE_16BIT ((uint16_t)0x0100) /*!< PSIZE 16 bit */
#define DMA_CCR4_PSIZE_32BIT ((uint16_t)0x0200) /*!< PSIZE 32 bit */
#define DMA_CCR4_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR4_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR4_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR4_MSIZE_8BIT ((uint16_t)0x0000) /*!< MSIZE 8 bit */
#define DMA_CCR4_MSIZE_16BIT ((uint16_t)0x0400) /*!< MSIZE 16 bit */
#define DMA_CCR4_MSIZE_32BIT ((uint16_t)0x0800) /*!< MSIZE 32 bit */
#define DMA_CCR4_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR4_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR4_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR4_PL_LOW ((uint16_t)0x0000) /*!< PL low*/
#define DMA_CCR4_PL_MEDIUM ((uint16_t)0x1000) /*!< PL medium */
#define DMA_CCR4_PL_HIGH ((uint16_t)0x2000) /*!< PL high */
#define DMA_CCR4_PL_HIGHEST ((uint16_t)0x3000) /*!< PL highest */
#define DMA_CCR4_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode */
/****************** Bit definition for DMA_CCR5 register *******************/
#define DMA_CCR5_EN ((uint16_t)0x0001) /*!<Channel enable */
#define DMA_CCR5_TCIE ((uint16_t)0x0002) /*!<Transfer complete interrupt enable */
#define DMA_CCR5_HTIE ((uint16_t)0x0004) /*!<Half Transfer interrupt enable */
#define DMA_CCR5_TEIE ((uint16_t)0x0008) /*!<Transfer error interrupt enable */
#define DMA_CCR5_DIR ((uint16_t)0x0010) /*!<Data transfer direction */
#define DMA_CCR5_CIRC ((uint16_t)0x0020) /*!<Circular mode */
#define DMA_CCR5_PINC ((uint16_t)0x0040) /*!<Peripheral increment mode */
#define DMA_CCR5_MINC ((uint16_t)0x0080) /*!<Memory increment mode */
#define DMA_CCR5_PSIZE ((uint16_t)0x0300) /*!<PSIZE[1:0] bits (Peripheral size) */
#define DMA_CCR5_PSIZE_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define DMA_CCR5_PSIZE_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define DMA_CCR5_PSIZE_8BIT ((uint16_t)0x0000) /*!< PSIZE 8 bit */
#define DMA_CCR5_PSIZE_16BIT ((uint16_t)0x0100) /*!< PSIZE 16 bit */
#define DMA_CCR5_PSIZE_32BIT ((uint16_t)0x0200) /*!< PSIZE 32 bit */
#define DMA_CCR5_MSIZE ((uint16_t)0x0C00) /*!<MSIZE[1:0] bits (Memory size) */
#define DMA_CCR5_MSIZE_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define DMA_CCR5_MSIZE_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define DMA_CCR5_MSIZE_8BIT ((uint16_t)0x0000) /*!< MSIZE 8 bit */
#define DMA_CCR5_MSIZE_16BIT ((uint16_t)0x0400) /*!< MSIZE 16 bit */
#define DMA_CCR5_MSIZE_32BIT ((uint16_t)0x0800) /*!< MSIZE 32 bit */
#define DMA_CCR5_PL ((uint16_t)0x3000) /*!<PL[1:0] bits (Channel Priority level) */
#define DMA_CCR5_PL_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define DMA_CCR5_PL_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define DMA_CCR5_PL_LOW ((uint16_t)0x0000) /*!< PL low*/
#define DMA_CCR5_PL_MEDIUM ((uint16_t)0x1000) /*!< PL medium */
#define DMA_CCR5_PL_HIGH ((uint16_t)0x2000) /*!< PL high */
#define DMA_CCR5_PL_HIGHEST ((uint16_t)0x3000) /*!< PL highest */
#define DMA_CCR5_MEM2MEM ((uint16_t)0x4000) /*!<Memory to memory mode enable */
/****************** Bit definition for DMA_CNDTR1 register ******************/
#define DMA_CNDTR1_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR2 register ******************/
#define DMA_CNDTR2_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR3 register ******************/
#define DMA_CNDTR3_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR4 register ******************/
#define DMA_CNDTR4_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CNDTR5 register ******************/
#define DMA_CNDTR5_NDT ((uint16_t)0xFFFF) /*!<Number of data to Transfer */
/****************** Bit definition for DMA_CPAR1 register *******************/
#define DMA_CPAR1_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR2 register *******************/
#define DMA_CPAR2_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR3 register *******************/
#define DMA_CPAR3_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR4 register *******************/
#define DMA_CPAR4_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CPAR5 register *******************/
#define DMA_CPAR5_PA ((uint32_t)0xFFFFFFFF) /*!<Peripheral Address */
/****************** Bit definition for DMA_CMAR1 register *******************/
#define DMA_CMAR1_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR2 register *******************/
#define DMA_CMAR2_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR3 register *******************/
#define DMA_CMAR3_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR4 register *******************/
#define DMA_CMAR4_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/****************** Bit definition for DMA_CMAR5 register *******************/
#define DMA_CMAR5_MA ((uint32_t)0xFFFFFFFF) /*!<Memory Address */
/******************************************************************************/
/* */
/* Analog to Digital Converter */
/* */
/******************************************************************************/
/******************** Bit definition for ADDATA register ********************/
#define ADDATA_DATA ((uint32_t)0x0000FFFF) /*!<ADC 12bit convert data */
#define ADDATA_CHANNELSEL ((uint32_t)0x000F0000) /*!<CHANNELSEL[19:16] (ADC current channel convert data) */
#define ADDATA_CHANNELSEL_CH0 ((uint32_t)0x00000000) /*!<CHANNELSEL CH0*/
#define ADDATA_CHANNELSEL_CH1 ((uint32_t)0x00010000) /*!<CHANNELSEL CH1*/
#define ADDATA_CHANNELSEL_CH2 ((uint32_t)0x00020000) /*!<CHANNELSEL CH2*/
#define ADDATA_CHANNELSEL_CH3 ((uint32_t)0x00030000) /*!<CHANNELSEL CH3*/
#define ADDATA_CHANNELSEL_CH4 ((uint32_t)0x00040000) /*!<CHANNELSEL CH4*/
#define ADDATA_CHANNELSEL_CH5 ((uint32_t)0x00050000) /*!<CHANNELSEL CH5*/
#define ADDATA_CHANNELSEL_CH6 ((uint32_t)0x00060000) /*!<CHANNELSEL CH6*/
#define ADDATA_CHANNELSEL_CH7 ((uint32_t)0x00070000) /*!<CHANNELSEL CH7*/
#define ADDATA_CHANNELSEL_CH8 ((uint32_t)0x00080000) /*!<CHANNELSEL CH8*/
#define ADDATA_CHANNELSEL_CH9 ((uint32_t)0x00090000) /*!<CHANNELSEL CH9*/
#define ADDATA_CHANNELSEL_TempSenSor ((uint32_t)0x000A0000) /*!<CHANNELSEL CH10*/
#define ADDATA_CHANNELSEL_VolSensor ((uint32_t)0x000B0000) /*!<CHANNELSEL CH11*/
#define ADDATA_CHANNELSEL_CH12 ((uint32_t)0x000C0000) /*!<CHANNELSEL CH12*/
#define ADDATA_CHANNELSEL_CH13 ((uint32_t)0x000D0000) /*!<CHANNELSEL CH13*/
#define ADDATA_CHANNELSEL_CH14 ((uint32_t)0x000E0000) /*!<CHANNELSEL CH14*/
#define ADDATA_CHANNELSEL_CH15 ((uint32_t)0x000F0000) /*!<CHANNELSEL CH15*/
#define ADDATA_OVERRUN ((uint32_t)0x00100000) /*!<ADC data will be cover */
#define ADDATA_VALID ((uint32_t)0x00200000) /*!<ADC data[11:0] is valid*/
/******************** Bit definition for ADCFG register ********************/
#define ADCFG_ADEN ((uint32_t)0x00000001) /*!<ADC convert enable */
#define ADCFG_ADWEN ((uint32_t)0x00000002) /*!<ADC window compare enable */
#define ADCFG_TSEN ((uint32_t)0x00000004) /*!<ADC sensor enable */
#define ADCFG_VSEN ((uint32_t)0x00000008) /*!<ADC sensor enable */
#define ADCFG_ADCPRE ((uint32_t)0x00000070) /*!<ADC preclk */
#define ADCFG_ADCPRE_2 ((uint32_t)0x00000000) /*!<ADC preclk 2 */
#define ADCFG_ADCPRE_4 ((uint32_t)0x00000010) /*!<ADC preclk 4 */
#define ADCFG_ADCPRE_6 ((uint32_t)0x00000020) /*!<ADC preclk 6 */
#define ADCFG_ADCPRE_8 ((uint32_t)0x00000030) /*!<ADC preclk 8 */
#define ADCFG_ADCPRE_10 ((uint32_t)0x00000040) /*!<ADC preclk 10 */
#define ADCFG_ADCPRE_12 ((uint32_t)0x00000050) /*!<ADC preclk 12 */
#define ADCFG_ADCPRE_14 ((uint32_t)0x00000060) /*!<ADC preclk 14 */
#define ADCFG_ADCPRE_16 ((uint32_t)0x00000070) /*!<ADC preclk 16 */
#define ADCFG_RSLTCTL ((uint32_t)0x00000380) /*!<ADC resolution select*/
#define ADCFG_RSLTCTL_12 ((uint32_t)0x00000000) /*!<ADC resolution select 12bit*/
#define ADCFG_RSLTCTL_11 ((uint32_t)0x00000080) /*!<ADC resolution select 11bit*/
#define ADCFG_RSLTCTL_10 ((uint32_t)0x00000100) /*!<ADC resolution select 10bit*/
#define ADCFG_RSLTCTL_9 ((uint32_t)0x00000180) /*!<ADC resolution select 9bit*/
#define ADCFG_RSLTCTL_8 ((uint32_t)0x00000200) /*!<ADC resolution select 8bit*/
#define ADCFG_SAMCTL ((uint32_t)0x00001C00) /*!<ADC sample time select*/
#define ADCFG_SAMCTL_1_5 ((uint32_t)0x00000000) /*!<ADC sample time select 1.5t*/
#define ADCFG_SAMCTL_7_5 ((uint32_t)0x00000400) /*!<ADC sample time select 7.5t*/
#define ADCFG_SAMCTL_13_5 ((uint32_t)0x00000800) /*!<ADC sample time select 13.5t*/
#define ADCFG_SAMCTL_28_5 ((uint32_t)0x00000C00) /*!<ADC sample time select 28.5t*/
#define ADCFG_SAMCTL_41_5 ((uint32_t)0x00001000) /*!<ADC sample time select 41.5t*/
#define ADCFG_SAMCTL_55_5 ((uint32_t)0x00001400) /*!<ADC sample time select 55.5t*/
#define ADCFG_SAMCTL_71_5 ((uint32_t)0x00001800) /*!<ADC sample time select 71.5t*/
#define ADCFG_SAMCTL_239_5 ((uint32_t)0x00001C00) /*!<ADC sample time select 239.5t*/
/******************** Bit definition for ADCR register ********************/
#define ADCR_ADIE ((uint32_t)0x00000001) /*!<ADC interrupt enable */
#define ADCR_ADWIE ((uint32_t)0x00000002) /*!<ADC window compare interrupt enable */
#define ADCR_TRGEN ((uint32_t)0x00000004) /*!<extranal trigger single start AD convert */
#define ADCR_DMAEN ((uint32_t)0x00000008) /*!<ADC DMA enable */
#define ADCR_TRGSEL ((uint32_t)0x00000070) /*!<TRGSEL[6:4] ADC1 external trigger source select */
#define ADCR_TRGSEL_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define ADCR_TRGSEL_1 ((uint32_t)0x00000020) /*!<Bit 1 */
#define ADCR_TRGSEL_2 ((uint32_t)0x00000040) /*!<Bit 2 */
#define ADCR_TRGSEL_TIM1_CC1 ((uint32_t)0x00000000) /*!<TIM1_CC1 as trig source*/
#define ADCR_TRGSEL_TIM1_CC2 ((uint32_t)0x00000010) /*!<TIM1_CC2 as trig source*/
#define ADCR_TRGSEL_TIM1_CC3 ((uint32_t)0x00000020) /*!<TIM1_CC3 as trig source*/
#define ADCR_TRGSEL_TIM2_CC2 ((uint32_t)0x00000030) /*!<TIM2_CC2 as trig source*/
#define ADCR_TRGSEL_TIM3_TRGO ((uint32_t)0x00000040) /*!<TIM3_TRGO as trig source*/
#define ADCR_TRGSEL_TIM3_CC1 ((uint32_t)0x00000060) /*!<TIM3_CC1 as trig source*/
#define ADCR_TRGSEL_EXTI_11 ((uint32_t)0x00000070) /*!<EXTI_11 as trig source*/
#define ADCR_ADST ((uint32_t)0x00000100) /*!<ADC start convert data */
#define ADCR_ADMD ((uint32_t)0x00000600) /*!<ADC convert mode */
#define ADCR_ADMD_0 ((uint32_t)0x00000200) /*!<Bit 0 */
#define ADCR_ADMD_1 ((uint32_t)0x00000400) /*!<Bit 1 */
#define ADCR_ADMD_SINGLE ((uint32_t)0x00000000) /*!<ADC single convert mode */
#define ADCR_ADMD_PERIOD ((uint32_t)0x00000200) /*!<ADC single period convert mode */
#define ADCR_ADMD_CONTINUE ((uint32_t)0x00000400) /*!<ADC continue scan convert mode */
#define ADCR_ALIGN ((uint32_t)0x00000800) /*!<ADC data alignment */
#define ADCR_ALIGN_LEFT ((uint32_t)0x00000800) /*!<ADC data left align */
#define ADCR_ALIGN_RIGHT ((uint32_t)0x00000000) /*!<ADC data right align */
#define ADCR_CMPCH ((uint32_t)0x0000F000) /*!<CMPCH[15:12] ADC window compare channel0 convert data */
#define ADCR_CMPCH_0 ((uint32_t)0x00001000) /*!<Bit 0 */
#define ADCR_CMPCH_1 ((uint32_t)0x00002000) /*!<Bit 1 */
#define ADCR_CMPCH_2 ((uint32_t)0x00004000) /*!<Bit 2 */
#define ADCR_CMPCH_3 ((uint32_t)0x00008000) /*!<Bit 3 */
/******************** Bit definition for ADCHS register ********************/
#define ADCHS_CHEN ((uint32_t)0x0000C3FF) /*!<ADC channel select */
#define ADCHS_CHEN0 ((uint32_t)0x00000001) /*!<ADC channel0 enable */
#define ADCHS_CHEN1 ((uint32_t)0x00000002) /*!<ADC channel1 enable */
#define ADCHS_CHEN2 ((uint32_t)0x00000004) /*!<ADC channel2 enable */
#define ADCHS_CHEN3 ((uint32_t)0x00000008) /*!<ADC channel3 enable */
#define ADCHS_CHEN4 ((uint32_t)0x00000010) /*!<ADC channel4 enable */
#define ADCHS_CHEN5 ((uint32_t)0x00000020) /*!<ADC channel5 enable */
#define ADCHS_CHEN6 ((uint32_t)0x00000040) /*!<ADC channel6 enable */
#define ADCHS_CHEN7 ((uint32_t)0x00000080) /*!<ADC channel7 enable */
#define ADCHS_CHEN8 ((uint32_t)0x00000100) /*!<ADC channel8 enable */
#define ADCHS_CHEN9 ((uint32_t)0x00000200) /*!<ADC channel9 enable */
#define ADCHS_CHENTS ((uint32_t)0x00004000) /*!<ADC sensor enable */
#define ADCHS_CHENVS ((uint32_t)0x00008000) /*!<ADC sensor enable */
/******************** Bit definition for ADCMPR register ********************/
#define ADCMPR_CMPLDATA ((uint32_t)0x00000FFF) /*!<ADC 12bit window compare DOWN LEVEL DATA*/
#define ADCMPR_CMPHDATA ((uint32_t)0x0FFF0000) /*!<ADC 12bit window compare UP LEVEL DATA*/
/******************** Bit definition for ADSTA register ********************/
#define ADSTA_ADIF ((uint32_t)0x00000001) /*!<ADC convert complete flag*/
#define ADSTA_ADWIF ((uint32_t)0x00000002) /*!<ADC compare flag*/
#define ADSTA_BUSY ((uint32_t)0x00000004) /*!<ADC busy flag*/
#define ADSTA_CHANNEL ((uint32_t)0x000000F0) /*!<CHANNEL[7:4] ADC current channel*/
#define ADSTA_CHANNEL_0 ((uint32_t)0x00000010) /*!<Bit 0 */
#define ADSTA_CHANNEL_1 ((uint32_t)0x00000020) /*!<Bit 1*/
#define ADSTA_CHANNEL_2 ((uint32_t)0x00000040) /*!<Bit 2*/
#define ADSTA_CHANNEL_3 ((uint32_t)0x00000080) /*!<Bit 3*/
#define ADSTA_CHANNEL_CH0 ((uint32_t)0x00000000) /*!<Channel 0 */
#define ADSTA_CHANNEL_CH1 ((uint32_t)0x00000010) /*!<Channel 1*/
#define ADSTA_CHANNEL_CH2 ((uint32_t)0x00000020) /*!<Channel 2*/
#define ADSTA_CHANNEL_CH3 ((uint32_t)0x00000030) /*!<Channel 3*/
#define ADSTA_CHANNEL_CH4 ((uint32_t)0x00000040) /*!<Channel 4 */
#define ADSTA_CHANNEL_CH5 ((uint32_t)0x00000050) /*!<Channel 5*/
#define ADSTA_CHANNEL_CH6 ((uint32_t)0x00000060) /*!<Channel 6*/
#define ADSTA_CHANNEL_CH7 ((uint32_t)0x00000070) /*!<Channel 7*/
#define ADSTA_CHANNEL_CH8 ((uint32_t)0x00000080) /*!<Channel 8 */
#define ADSTA_CHANNEL_CH9 ((uint32_t)0x00000090) /*!<Channel 9*/
#define ADSTA_CHANNEL_CH10 ((uint32_t)0x000000A0) /*!<Channel 10*/
#define ADSTA_CHANNEL_CH11 ((uint32_t)0x000000B0) /*!<Channel 11*/
#define ADSTA_CHANNEL_CH12 ((uint32_t)0x000000C0) /*!<Channel 12*/
#define ADSTA_CHANNEL_CH13 ((uint32_t)0x000000D0) /*!<Channel 13*/
#define ADSTA_CHANNEL_CH14 ((uint32_t)0x000000E0) /*!<Channel 14*/
#define ADSTA_CHANNEL_CH15 ((uint32_t)0x000000F0) /*!<Channel 15*/
#define ADSTA_VALID ((uint32_t)0x000FFF00) /*!<VALID[19:8] ADC channel0 valid flag*/
#define ADSTA_VALID_0 ((uint32_t)0x00000100) /*!<Bit 0*/
#define ADSTA_VALID_1 ((uint32_t)0x00000200) /*!<Bit 1*/
#define ADSTA_VALID_2 ((uint32_t)0x00000400) /*!<Bit 2*/
#define ADSTA_VALID_3 ((uint32_t)0x00000800) /*!<Bit 3*/
#define ADSTA_VALID_4 ((uint32_t)0x00001000) /*!<Bit 4*/
#define ADSTA_VALID_5 ((uint32_t)0x00002000) /*!<Bit 5*/
#define ADSTA_VALID_6 ((uint32_t)0x00004000) /*!<Bit 6*/
#define ADSTA_VALID_7 ((uint32_t)0x00008000) /*!<Bit 7*/
#define ADSTA_VALID_8 ((uint32_t)0x00010000) /*!<Bit 8*/
#define ADSTA_VALID_9 ((uint32_t)0x00020000) /*!<Bit 9*/
#define ADSTA_VALID_10 ((uint32_t)0x00040000) /*!<Bit 10*/
#define ADSTA_VALID_11 ((uint32_t)0x00080000) /*!<Bit 11*/
#define ADSTA_OVERRUN ((uint32_t)0xFFF00000) /*!<OVERRUN[31:20] ADC channel0 data covered flag*/
#define ADSTA_OVERRUN_0 ((uint32_t)0x00100000) /*!<Bit 0*/
#define ADSTA_OVERRUN_1 ((uint32_t)0x00200000) /*!<Bit 1*/
#define ADSTA_OVERRUN_2 ((uint32_t)0x00400000) /*!<Bit 2*/
#define ADSTA_OVERRUN_3 ((uint32_t)0x00800000) /*!<Bit 3*/
#define ADSTA_OVERRUN_4 ((uint32_t)0x01000000) /*!<Bit 4*/
#define ADSTA_OVERRUN_5 ((uint32_t)0x02000000) /*!<Bit 5*/
#define ADSTA_OVERRUN_6 ((uint32_t)0x04000000) /*!<Bit 6*/
#define ADSTA_OVERRUN_7 ((uint32_t)0x08000000) /*!<Bit 7*/
#define ADSTA_OVERRUN_8 ((uint32_t)0x10000000) /*!<Bit 8*/
#define ADSTA_OVERRUN_9 ((uint32_t)0x20000000) /*!<Bit 9*/
#define ADSTA_OVERRUN_10 ((uint32_t)0x40000000) /*!<Bit 10*/
#define ADSTA_OVERRUN_11 ((uint32_t)0x80000000) /*!<Bit 11*/
/******************** Bit definition for ADDR0~ADDR9 register ********************/
#define ADDR_DATA ((uint32_t)0x0000FFFF) /*!<ADC channel convert data */
#define ADDR_OVERRUN ((uint32_t)0x00100000) /*!<ADC data covered flag */
#define ADDR_VALID ((uint32_t)0x00200000) /*!<ADC data valid flag*/
/******************************************************************************/
/* */
/* COMP */
/* */
/******************************************************************************/
/******************* Bit definition for COMP_CSR register *******************/
#define COMP_CSR_EN ((uint32_t)0x00000001) /*!<Comparator x enable*/
#define COMP_CSR_MODE ((uint32_t)0x0000000C) /*!<Comparator x enable*/
#define COMP_CSR_MODE_0 ((uint32_t)0x00000004) /*!<Bit 0*/
#define COMP_CSR_MODE_1 ((uint32_t)0x00000008) /*!<Bit 1*/
#define COMP_CSR_MODE_LOWESTPOWER ((uint32_t)0x00000000) /*!<Comparator lowest power mode*/
#define COMP_CSR_MODE_LOWPOWER ((uint32_t)0x00000004) /*!<Comparator low power mode*/
#define COMP_CSR_MODE_MEDIUMRATE ((uint32_t)0x00000008) /*!<Comparator medium rate mode*/
#define COMP_CSR_MODE_HIGHRATE ((uint32_t)0x0000000C) /*!<Comparator high rate mode*/
#define COMP_CSR_INM_SEL ((uint32_t)0x00000070) /*!<Comparator x inverting input selection*/
#define COMP_CSR_INM_SEL_0 ((uint32_t)0x00000010) /*!<Bit 0*/
#define COMP_CSR_INM_SEL_1 ((uint32_t)0x00000020) /*!<Bit 1*/
#define COMP_CSR_INM_SEL_2 ((uint32_t)0x00000040) /*!<Bit 2*/
#define COMP_CSR_INM_SEL_VREFINT_1_4 ((uint32_t)0x00000000) /*!<Vrefint 1/4 as Compx inverting input*/
#define COMP_CSR_INM_SEL_VREFINT_1_2 ((uint32_t)0x00000010) /*!<Vrefint 1/2 as Compx inverting input*/
#define COMP_CSR_INM_SEL_VREFINT_3_4 ((uint32_t)0x00000020) /*!<Vrefint 3/4 as Compx inverting input*/
#define COMP_CSR_INM_SEL_VREFINT ((uint32_t)0x00000030) /*!<Vrefint 1 as Compx inverting input*/
#define COMP_CSR_INM_SEL_INM4 ((uint32_t)0x00000040) /*!<INM4 as Compx inverting input*/
#define COMP_CSR_INM_SEL_INM5 ((uint32_t)0x00000050) /*!<INM5 as Compx inverting input*/
#define COMP_CSR_INM_SEL_INM6 ((uint32_t)0x00000060) /*!<INM6 as Compx inverting input*/
#define COMP_CSR_INM_SEL_INM7 ((uint32_t)0x00000070) /*!<INM7 as Compx inverting input*/
#define COMP_CSR_INP_SEL ((uint32_t)0x00000380) /*!<Comparator x normal phase input selection*/
#define COMP_CSR_INP_SEL_0 ((uint32_t)0x00000080) /*!<Bit 0*/
#define COMP_CSR_INP_SEL_1 ((uint32_t)0x00000100) /*!<Bit 1*/
#define COMP_CSR_INP_SEL_2 ((uint32_t)0x00000200) /*!<Bit 2*/
#define COMP_CSR_INP_SEL_INP0 ((uint32_t)0x00000000) /*!<INP0 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP1 ((uint32_t)0x00000080) /*!<INP1 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP2 ((uint32_t)0x00000100) /*!<INP2 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP3 ((uint32_t)0x00000180) /*!<INP3 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP4 ((uint32_t)0x00000200) /*!<INP4 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP5 ((uint32_t)0x00000280) /*!<INP5 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP6 ((uint32_t)0x00000300) /*!<INP6 as Compx normal phase input*/
#define COMP_CSR_INP_SEL_INP7 ((uint32_t)0x00000380) /*!<INP7 as Compx normal phase input*/
#define COMP_CSR_OUT_SEL ((uint32_t)0x00003C00) /*!<Comparator x output selection*/
#define COMP_CSR_OUT_SEL_0 ((uint32_t)0x00000400) /*!<Bit 0*/
#define COMP_CSR_OUT_SEL_1 ((uint32_t)0x00000800) /*!<Bit 1*/
#define COMP_CSR_OUT_SEL_2 ((uint32_t)0x00001000) /*!<Bit 2*/
#define COMP_CSR_OUT_SEL_3 ((uint32_t)0x00002000) /*!<Bit 3*/
#define COMP_CSR_OUT_SEL_TIMER1_BRAKEINPUT ((uint32_t)0x00000800) /*!<Timer1 brake input*/
#define COMP_CSR_OUT_SEL_TIMER1_OCREFCLEAR ((uint32_t)0x00001800) /*!<Timer1 ocrefclear input*/
#define COMP_CSR_OUT_SEL_TIMER1_INPUTCAPTURE1 ((uint32_t)0x00001C00) /*!<Timer1 input capture 1*/
#define COMP_CSR_OUT_SEL_TIMER2_INPUTCAPTURE4 ((uint32_t)0x00004000) /*!<Timer1 input capture 4*/
#define COMP_CSR_OUT_SEL_TIMER2_OCREFCLEAR ((uint32_t)0x00004400) /*!<Timer1 ocrefclear input*/
#define COMP_CSR_OUT_SEL_TIMER3_INPUTCAPTURE1 ((uint32_t)0x00002800) /*!<Timer1 input capture 1*/
#define COMP_CSR_OUT_SEL_TIMER3_OCREFCLEAR ((uint32_t)0x00002C00) /*!<Timer1 ocrefclear input*/
#define COMP_CSR_POL ((uint32_t)0x00008000) /*!<Comparator x output polarity*/
#define COMP_CSR_HYST ((uint32_t)0x00030000) /*!<Comparator x hysteresis*/
#define COMP_CSR_HYST_0 ((uint32_t)0x00010000) /*!<Bit 0*/
#define COMP_CSR_HYST_1 ((uint32_t)0x00020000) /*!<Bit 1*/
#define COMP_CSR_HYST_0MILLIVOLT ((uint32_t)0x00000000) /*!<0mV*/
#define COMP_CSR_HYST_9MILLIVOLT ((uint32_t)0x00010000) /*!<9mV*/
#define COMP_CSR_HYST_18MILLIVOLT ((uint32_t)0x00020000) /*!<18mV*/
#define COMP_CSR_HYST_27MILLIVOLT ((uint32_t)0x00030000) /*!<27mV*/
#define COMP_CSR_OUT ((uint32_t)0x40000000) /*!<Comparator x lock*/
#define COMP_CSR_LOCK ((uint32_t)0x80000000) /*!<Comparator lock*/
/******************************************************************************/
/* */
/* Timers (TIM) */
/* */
/******************************************************************************/
/******************* Bit definition for TIM_CR1 register ********************/
#define TIM_CR1_CEN ((uint16_t)0x0001) /*!<Counter enable */
#define TIM_CR1_UDIS ((uint16_t)0x0002) /*!<Update disable */
#define TIM_CR1_URS ((uint16_t)0x0004) /*!<Update request source */
#define TIM_CR1_OPM ((uint16_t)0x0008) /*!<One pulse mode */
#define TIM_CR1_DIR ((uint16_t)0x0010) /*!<Direction */
#define TIM_CR1_CMS ((uint16_t)0x0060) /*!<CMS[1:0] bits (Center-aligned mode selection) */
#define TIM_CR1_CMS_0 ((uint16_t)0x0020) /*!<Bit 0 */
#define TIM_CR1_CMS_1 ((uint16_t)0x0040) /*!<Bit 1 */
#define TIM_CR1_ARPE ((uint16_t)0x0080) /*!<Auto-reload preload enable */
#define TIM_CR1_CKD ((uint16_t)0x0300) /*!<CKD[1:0] bits (clock division) */
#define TIM_CR1_CKD_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CR1_CKD_1 ((uint16_t)0x0200) /*!<Bit 1 */
/******************* Bit definition for TIM_CR2 register ********************/
#define TIM_CR2_CCPC ((uint16_t)0x0001) /*!<Capture/Compare Preloaded Control */
#define TIM_CR2_CCUS ((uint16_t)0x0004) /*!<Capture/Compare Control Update Selection */
#define TIM_CR2_CCDS ((uint16_t)0x0008) /*!<Capture/Compare DMA Selection */
#define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Master Mode Selection) */
#define TIM_CR2_MMS_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CR2_MMS_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CR2_MMS_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CR2_TI1S ((uint16_t)0x0080) /*!<TI1 Selection */
#define TIM_CR2_OIS1 ((uint16_t)0x0100) /*!<Output Idle state 1 (OC1 output) */
#define TIM_CR2_OIS1N ((uint16_t)0x0200) /*!<Output Idle state 1 (OC1N output) */
#define TIM_CR2_OIS2 ((uint16_t)0x0400) /*!<Output Idle state 2 (OC2 output) */
#define TIM_CR2_OIS2N ((uint16_t)0x0800) /*!<Output Idle state 2 (OC2N output) */
#define TIM_CR2_OIS3 ((uint16_t)0x1000) /*!<Output Idle state 3 (OC3 output) */
#define TIM_CR2_OIS3N ((uint16_t)0x2000) /*!<Output Idle state 3 (OC3N output) */
#define TIM_CR2_OIS4 ((uint16_t)0x4000) /*!<Output Idle state 4 (OC4 output) */
/******************* Bit definition for TIM_SMCR register *******************/
#define TIM_SMCR_SMS ((uint16_t)0x0007) /*!<SMS[2:0] bits (Slave mode selection) */
#define TIM_SMCR_SMS_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_SMCR_SMS_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_SMCR_SMS_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_SMCR_TS ((uint16_t)0x0070) /*!<TS[2:0] bits (Trigger selection) */
#define TIM_SMCR_TS_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_SMCR_TS_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_SMCR_TS_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_SMCR_MSM ((uint16_t)0x0080) /*!<Master/slave mode */
#define TIM_SMCR_ETF ((uint16_t)0x0F00) /*!<ETF[3:0] bits (External trigger filter) */
#define TIM_SMCR_ETF_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_SMCR_ETF_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_SMCR_ETF_2 ((uint16_t)0x0400) /*!<Bit 2 */
#define TIM_SMCR_ETF_3 ((uint16_t)0x0800) /*!<Bit 3 */
#define TIM_SMCR_ETPS ((uint16_t)0x3000) /*!<ETPS[1:0] bits (External trigger prescaler) */
#define TIM_SMCR_ETPS_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_SMCR_ETPS_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_SMCR_ECE ((uint16_t)0x4000) /*!<External clock enable */
#define TIM_SMCR_ETP ((uint16_t)0x8000) /*!<External trigger polarity */
/******************* Bit definition for TIM_DIER register *******************/
#define TIM_DIER_UIE ((uint16_t)0x0001) /*!<Update interrupt enable */
#define TIM_DIER_CC1IE ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt enable */
#define TIM_DIER_CC2IE ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt enable */
#define TIM_DIER_CC3IE ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt enable */
#define TIM_DIER_CC4IE ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt enable */
#define TIM_DIER_COMIE ((uint16_t)0x0020) /*!<COM interrupt enable */
#define TIM_DIER_TIE ((uint16_t)0x0040) /*!<Trigger interrupt enable */
#define TIM_DIER_BIE ((uint16_t)0x0080) /*!<Break interrupt enable */
#define TIM_DIER_UDE ((uint16_t)0x0100) /*!<Update DMA request enable */
#define TIM_DIER_CC1DE ((uint16_t)0x0200) /*!<Capture/Compare 1 DMA request enable */
#define TIM_DIER_CC2DE ((uint16_t)0x0400) /*!<Capture/Compare 2 DMA request enable */
#define TIM_DIER_CC3DE ((uint16_t)0x0800) /*!<Capture/Compare 3 DMA request enable */
#define TIM_DIER_CC4DE ((uint16_t)0x1000) /*!<Capture/Compare 4 DMA request enable */
#define TIM_DIER_COMDE ((uint16_t)0x2000) /*!<COM DMA request enable */
#define TIM_DIER_TDE ((uint16_t)0x4000) /*!<Trigger DMA request enable */
/******************** Bit definition for TIM_SR register ********************/
#define TIM_SR_UIF ((uint16_t)0x0001) /*!<Update interrupt Flag */
#define TIM_SR_CC1IF ((uint16_t)0x0002) /*!<Capture/Compare 1 interrupt Flag */
#define TIM_SR_CC2IF ((uint16_t)0x0004) /*!<Capture/Compare 2 interrupt Flag */
#define TIM_SR_CC3IF ((uint16_t)0x0008) /*!<Capture/Compare 3 interrupt Flag */
#define TIM_SR_CC4IF ((uint16_t)0x0010) /*!<Capture/Compare 4 interrupt Flag */
#define TIM_SR_COMIF ((uint16_t)0x0020) /*!<COM interrupt Flag */
#define TIM_SR_TIF ((uint16_t)0x0040) /*!<Trigger interrupt Flag */
#define TIM_SR_BIF ((uint16_t)0x0080) /*!<Break interrupt Flag */
#define TIM_SR_CC1OF ((uint16_t)0x0200) /*!<Capture/Compare 1 Overcapture Flag */
#define TIM_SR_CC2OF ((uint16_t)0x0400) /*!<Capture/Compare 2 Overcapture Flag */
#define TIM_SR_CC3OF ((uint16_t)0x0800) /*!<Capture/Compare 3 Overcapture Flag */
#define TIM_SR_CC4OF ((uint16_t)0x1000) /*!<Capture/Compare 4 Overcapture Flag */
/******************* Bit definition for TIM_EGR register ********************/
#define TIM_EGR_UG ((uint8_t)0x01) /*!<Update Generation */
#define TIM_EGR_CC1G ((uint8_t)0x02) /*!<Capture/Compare 1 Generation */
#define TIM_EGR_CC2G ((uint8_t)0x04) /*!<Capture/Compare 2 Generation */
#define TIM_EGR_CC3G ((uint8_t)0x08) /*!<Capture/Compare 3 Generation */
#define TIM_EGR_CC4G ((uint8_t)0x10) /*!<Capture/Compare 4 Generation */
#define TIM_EGR_COMG ((uint8_t)0x20) /*!<Capture/Compare Control Update Generation */
#define TIM_EGR_TG ((uint8_t)0x40) /*!<Trigger Generation */
#define TIM_EGR_BG ((uint8_t)0x80) /*!<Break Generation */
/****************** Bit definition for TIM_CCMR1 register *******************/
#define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
#define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_CCMR1_OC1FE ((uint16_t)0x0004) /*!<Output Compare 1 Fast enable */
#define TIM_CCMR1_OC1PE ((uint16_t)0x0008) /*!<Output Compare 1 Preload enable */
#define TIM_CCMR1_OC1M ((uint16_t)0x0070) /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
#define TIM_CCMR1_OC1M_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR1_OC1M_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR1_OC1M_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR1_OC1CE ((uint16_t)0x0080) /*!<Output Compare 1Clear Enable */
#define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
#define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_CCMR1_OC2FE ((uint16_t)0x0400) /*!<Output Compare 2 Fast enable */
#define TIM_CCMR1_OC2PE ((uint16_t)0x0800) /*!<Output Compare 2 Preload enable */
#define TIM_CCMR1_OC2M ((uint16_t)0x7000) /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
#define TIM_CCMR1_OC2M_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR1_OC2M_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR1_OC2M_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR1_OC2CE ((uint16_t)0x8000) /*!<Output Compare 2 Clear Enable */
/*----------------------------------------------------------------------------*/
#define TIM_CCMR1_CC1S ((uint16_t)0x0003) /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
#define TIM_CCMR1_CC1S_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_CCMR1_CC1S_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_CCMR1_IC1PSC ((uint16_t)0x000C) /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
#define TIM_CCMR1_IC1PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
#define TIM_CCMR1_IC1PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
#define TIM_CCMR1_IC1F ((uint16_t)0x00F0) /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
#define TIM_CCMR1_IC1F_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR1_IC1F_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR1_IC1F_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR1_IC1F_3 ((uint16_t)0x0080) /*!<Bit 3 */
#define TIM_CCMR1_CC2S ((uint16_t)0x0300) /*!<CC2S[1:0] bits ( Capture/Compare 2 Selection) */
#define TIM_CCMR1_CC2S_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CCMR1_CC2S_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_CCMR1_IC2PSC ((uint16_t)0x0C00) /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
#define TIM_CCMR1_IC2PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define TIM_CCMR1_IC2PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define TIM_CCMR1_IC2F ((uint16_t)0xF000) /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
#define TIM_CCMR1_IC2F_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR1_IC2F_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR1_IC2F_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR1_IC2F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/****************** Bit definition for TIM_CCMR2 register *******************/
#define TIM_CCMR2_CC3S ((uint16_t)0x0003) /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
#define TIM_CCMR2_CC3S_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_CCMR2_CC3S_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_CCMR2_OC3FE ((uint16_t)0x0004) /*!<Output Compare 3 Fast enable */
#define TIM_CCMR2_OC3PE ((uint16_t)0x0008) /*!<Output Compare 3 Preload enable */
#define TIM_CCMR2_OC3M ((uint16_t)0x0070) /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
#define TIM_CCMR2_OC3M_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR2_OC3M_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR2_OC3M_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR2_OC3CE ((uint16_t)0x0080) /*!<Output Compare 3 Clear Enable */
#define TIM_CCMR2_CC4S ((uint16_t)0x0300) /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
#define TIM_CCMR2_CC4S_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_CCMR2_CC4S_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_CCMR2_OC4FE ((uint16_t)0x0400) /*!<Output Compare 4 Fast enable */
#define TIM_CCMR2_OC4PE ((uint16_t)0x0800) /*!<Output Compare 4 Preload enable */
#define TIM_CCMR2_OC4M ((uint16_t)0x7000) /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
#define TIM_CCMR2_OC4M_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR2_OC4M_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR2_OC4M_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR2_OC4CE ((uint16_t)0x8000) /*!<Output Compare 4 Clear Enable */
/*----------------------------------------------------------------------------*/
#define TIM_CCMR2_IC3PSC ((uint16_t)0x000C) /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
#define TIM_CCMR2_IC3PSC_0 ((uint16_t)0x0004) /*!<Bit 0 */
#define TIM_CCMR2_IC3PSC_1 ((uint16_t)0x0008) /*!<Bit 1 */
#define TIM_CCMR2_IC3F ((uint16_t)0x00F0) /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
#define TIM_CCMR2_IC3F_0 ((uint16_t)0x0010) /*!<Bit 0 */
#define TIM_CCMR2_IC3F_1 ((uint16_t)0x0020) /*!<Bit 1 */
#define TIM_CCMR2_IC3F_2 ((uint16_t)0x0040) /*!<Bit 2 */
#define TIM_CCMR2_IC3F_3 ((uint16_t)0x0080) /*!<Bit 3 */
#define TIM_CCMR2_IC4PSC ((uint16_t)0x0C00) /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
#define TIM_CCMR2_IC4PSC_0 ((uint16_t)0x0400) /*!<Bit 0 */
#define TIM_CCMR2_IC4PSC_1 ((uint16_t)0x0800) /*!<Bit 1 */
#define TIM_CCMR2_IC4F ((uint16_t)0xF000) /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
#define TIM_CCMR2_IC4F_0 ((uint16_t)0x1000) /*!<Bit 0 */
#define TIM_CCMR2_IC4F_1 ((uint16_t)0x2000) /*!<Bit 1 */
#define TIM_CCMR2_IC4F_2 ((uint16_t)0x4000) /*!<Bit 2 */
#define TIM_CCMR2_IC4F_3 ((uint16_t)0x8000) /*!<Bit 3 */
/******************* Bit definition for TIM_CCER register *******************/
#define TIM_CCER_CC1E ((uint16_t)0x0001) /*!<Capture/Compare 1 output enable */
#define TIM_CCER_CC1P ((uint16_t)0x0002) /*!<Capture/Compare 1 output Polarity */
#define TIM_CCER_CC1NE ((uint16_t)0x0004) /*!<Capture/Compare 1 Complementary output enable */
#define TIM_CCER_CC1NP ((uint16_t)0x0008) /*!<Capture/Compare 1 Complementary output Polarity */
#define TIM_CCER_CC2E ((uint16_t)0x0010) /*!<Capture/Compare 2 output enable */
#define TIM_CCER_CC2P ((uint16_t)0x0020) /*!<Capture/Compare 2 output Polarity */
#define TIM_CCER_CC2NE ((uint16_t)0x0040) /*!<Capture/Compare 2 Complementary output enable */
#define TIM_CCER_CC2NP ((uint16_t)0x0080) /*!<Capture/Compare 2 Complementary output Polarity */
#define TIM_CCER_CC3E ((uint16_t)0x0100) /*!<Capture/Compare 3 output enable */
#define TIM_CCER_CC3P ((uint16_t)0x0200) /*!<Capture/Compare 3 output Polarity */
#define TIM_CCER_CC3NE ((uint16_t)0x0400) /*!<Capture/Compare 3 Complementary output enable */
#define TIM_CCER_CC3NP ((uint16_t)0x0800) /*!<Capture/Compare 3 Complementary output Polarity */
#define TIM_CCER_CC4E ((uint16_t)0x1000) /*!<Capture/Compare 4 output enable */
#define TIM_CCER_CC4P ((uint16_t)0x2000) /*!<Capture/Compare 4 output Polarity */
/******************* Bit definition for TIM_CNT register ********************/
#define TIM_CNT_CNT ((uint16_t)0xFFFF) /*!<Counter Value */
#define TIM2_CNT_CNT ((uint32_t)0xFFFFFFFF) /*!<TIM2 Counter Value */
/******************* Bit definition for TIM_PSC register ********************/
#define TIM_PSC_PSC ((uint16_t)0xFFFF) /*!<Prescaler Value */
#define TIM2_PSC_PSC ((uint32_t)0xFFFFFFFF) /*!<TIM2 Prescaler Value */
/******************* Bit definition for TIM_ARR register ********************/
#define TIM_ARR_ARR ((uint16_t)0xFFFF) /*!<actual auto-reload Value */
#define TIM2_ARR_ARR ((uint32_t)0xFFFFFFFF) /*!<TIM2 actual auto-reload Value */
/******************* Bit definition for TIM_RCR register ********************/
#define TIM_RCR_REP ((uint8_t)0xFF) /*!<Repetition Counter Value */
/******************* Bit definition for TIM_CCR1 register *******************/
#define TIM_CCR1_CCR1 ((uint16_t)0xFFFF) /*!<Capture/Compare 1 Value */
#define TIM2_CCR1_CCR1 ((uint32_t)0xFFFFFFFF) /*!<TIM2 Capture/Compare 1 Value */
/******************* Bit definition for TIM_CCR2 register *******************/
#define TIM_CCR2_CCR2 ((uint16_t)0xFFFF) /*!<Capture/Compare 2 Value */
#define TIM2_CCR2_CCR2 ((uint32_t)0xFFFFFFFF) /*!<TIM2 Capture/Compare 2 Value */
/******************* Bit definition for TIM_CCR3 register *******************/
#define TIM_CCR3_CCR3 ((uint16_t)0xFFFF) /*!<Capture/Compare 3 Value */
#define TIM2_CCR3_CCR3 ((uint32_t)0xFFFFFFFF) /*!<TIM2 Capture/Compare 3 Value */
/******************* Bit definition for TIM_CCR4 register *******************/
#define TIM_CCR4_CCR4 ((uint16_t)0xFFFF) /*!<Capture/Compare 4 Value */
#define TIM2_CCR4_CCR4 ((uint32_t)0xFFFFFFFF) /*!<TIM2 Capture/Compare 4 Value */
/******************* Bit definition for TIM_BDTR register *******************/
#define TIM_BDTR_DTG ((uint16_t)0x00FF) /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
#define TIM_BDTR_DTG_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_BDTR_DTG_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_BDTR_DTG_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_BDTR_DTG_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define TIM_BDTR_DTG_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define TIM_BDTR_DTG_5 ((uint16_t)0x0020) /*!<Bit 5 */
#define TIM_BDTR_DTG_6 ((uint16_t)0x0040) /*!<Bit 6 */
#define TIM_BDTR_DTG_7 ((uint16_t)0x0080) /*!<Bit 7 */
#define TIM_BDTR_LOCK ((uint16_t)0x0300) /*!<LOCK[1:0] bits (Lock Configuration) */
#define TIM_BDTR_LOCK_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_BDTR_LOCK_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_BDTR_OSSI ((uint16_t)0x0400) /*!<Off-State Selection for Idle mode */
#define TIM_BDTR_OSSR ((uint16_t)0x0800) /*!<Off-State Selection for Run mode */
#define TIM_BDTR_BKE ((uint16_t)0x1000) /*!<Break enable */
#define TIM_BDTR_BKP ((uint16_t)0x2000) /*!<Break Polarity */
#define TIM_BDTR_AOE ((uint16_t)0x4000) /*!<Automatic Output enable */
#define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */
/******************* Bit definition for TIM_DCR register ********************/
#define TIM_DCR_DBA ((uint16_t)0x001F) /*!<DBA[4:0] bits (DMA Base Address) */
#define TIM_DCR_DBA_0 ((uint16_t)0x0001) /*!<Bit 0 */
#define TIM_DCR_DBA_1 ((uint16_t)0x0002) /*!<Bit 1 */
#define TIM_DCR_DBA_2 ((uint16_t)0x0004) /*!<Bit 2 */
#define TIM_DCR_DBA_3 ((uint16_t)0x0008) /*!<Bit 3 */
#define TIM_DCR_DBA_4 ((uint16_t)0x0010) /*!<Bit 4 */
#define TIM_DCR_DBL ((uint16_t)0x1F00) /*!<DBL[4:0] bits (DMA Burst Length) */
#define TIM_DCR_DBL_0 ((uint16_t)0x0100) /*!<Bit 0 */
#define TIM_DCR_DBL_1 ((uint16_t)0x0200) /*!<Bit 1 */
#define TIM_DCR_DBL_2 ((uint16_t)0x0400) /*!<Bit 2 */
#define TIM_DCR_DBL_3 ((uint16_t)0x0800) /*!<Bit 3 */
#define TIM_DCR_DBL_4 ((uint16_t)0x1000) /*!<Bit 4 */
/******************* Bit definition for TIM_DMAR register *******************/
#define TIM_DMAR_DMAB ((uint16_t)0xFFFF) /*!<DMA register for burst accesses */
/******************************************************************************/
/* */
/* Independent WATCHDOG */
/* */
/******************************************************************************/
/******************* Bit definition for IWDG_KR register ********************/
#define IWDG_KR_KEY ((uint16_t)0xFFFF) /*!<Key value (write only, read 0000h) */
/******************* Bit definition for IWDG_PR register ********************/
#define IWDG_PR_PR ((uint8_t)0x07) /*!<PR[2:0] (Prescaler divider) */
#define IWDG_PR_PR_0 ((uint8_t)0x01) /*!<Bit 0 */
#define IWDG_PR_PR_1 ((uint8_t)0x02) /*!<Bit 1 */
#define IWDG_PR_PR_2 ((uint8_t)0x04) /*!<Bit 2 */
/******************* Bit definition for IWDG_RLR register *******************/
#define IWDG_RLR_RL ((uint16_t)0x0FFF) /*!<Watchdog counter reload value */
/******************* Bit definition for IWDG_SR register ********************/
#define IWDG_SR_PVU ((uint8_t)0x01) /*!<Watchdog prescaler value update */
#define IWDG_SR_RVU ((uint8_t)0x02) /*!<Watchdog counter reload value update */
/******************************************************************************/
/* */
/* Window WATCHDOG */
/* */
/******************************************************************************/
/******************* Bit definition for WWDG_CR register ********************/
#define WWDG_CR_T ((uint8_t)0x7F) /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
#define WWDG_CR_T0 ((uint8_t)0x01) /*!<Bit 0 */
#define WWDG_CR_T1 ((uint8_t)0x02) /*!<Bit 1 */
#define WWDG_CR_T2 ((uint8_t)0x04) /*!<Bit 2 */
#define WWDG_CR_T3 ((uint8_t)0x08) /*!<Bit 3 */
#define WWDG_CR_T4 ((uint8_t)0x10) /*!<Bit 4 */
#define WWDG_CR_T5 ((uint8_t)0x20) /*!<Bit 5 */
#define WWDG_CR_T6 ((uint8_t)0x40) /*!<Bit 6 */
#define WWDG_CR_WDGA ((uint8_t)0x80) /*!<Activation bit */
/******************* Bit definition for WWDG_CFR register *******************/
#define WWDG_CFR_W ((uint16_t)0x007F) /*!<W[6:0] bits (7-bit window value) */
#define WWDG_CFR_W0 ((uint16_t)0x0001) /*!<Bit 0 */
#define WWDG_CFR_W1 ((uint16_t)0x0002) /*!<Bit 1 */
#define WWDG_CFR_W2 ((uint16_t)0x0004) /*!<Bit 2 */
#define WWDG_CFR_W3 ((uint16_t)0x0008) /*!<Bit 3 */
#define WWDG_CFR_W4 ((uint16_t)0x0010) /*!<Bit 4 */
#define WWDG_CFR_W5 ((uint16_t)0x0020) /*!<Bit 5 */
#define WWDG_CFR_W6 ((uint16_t)0x0040) /*!<Bit 6 */
#define WWDG_CFR_WDGTB ((uint16_t)0x0180) /*!<WDGTB[1:0] bits (Timer Base) */
#define WWDG_CFR_WDGTB0 ((uint16_t)0x0080) /*!<Bit 0 */
#define WWDG_CFR_WDGTB1 ((uint16_t)0x0100) /*!<Bit 1 */
#define WWDG_CFR_EWI ((uint16_t)0x0200) /*!<Early Wakeup Interrupt */
/******************* Bit definition for WWDG_SR register ********************/
#define WWDG_SR_EWIF ((uint8_t)0x01) /*!<Early Wakeup Interrupt Flag */
/******************************************************************************/
/* */
/* Serial Peripheral Interface */
/* */
/******************************************************************************/
/******************* Bit definition for SPI_TXREG register ********************/
#define SPI_TXREG_TXREG ((uint32_t)0xFFFFFFFF) /*!< Transmit data register */
/******************* Bit definition for SPI_RXREG register ********************/
#define SPI_RXREG_RXREG ((uint32_t)0xFFFFFFFF) /*!< Receive data register */
/******************* Bit definition for SPI_CSTAT register ********************/
#define SPI_CSTAT_TXEPT ((uint8_t)0x01) /*!< Transmitter empty bit */
#define SPI_CSTAT_RXAVL ((uint8_t)0x02) /*!< Receive available byte data message */
#define SPI_CSTAT_TXFULL ((uint8_t)0x04) /*!< Transmitter FIFO full status bit */
#define SPI_CSTAT_RXAVL_4BYTE ((uint8_t)0x08) /*!< Receive available 4 byte data message */
/******************* Bit definition for SPI_INTSTAT register ********************/
#define SPI_INTSTAT_TX_INTF ((uint16_t)0x0001) /*!< Transmit FIFO available interrupt flag bit*/
#define SPI_INTSTAT_RX_INTF ((uint16_t)0x0002) /*!< Receive data available interrupt flag bit*/
#define SPI_INTSTAT_UNDERRUN_INTF ((uint16_t)0x0004) /*!< SPI underrun interrupt flag bit*/
#define SPI_INTSTAT_RXOERR_INTF ((uint16_t)0x0008) /*!< Receive overrun error interrupt flag bit*/
#define SPI_INTSTAT_RXMATCH_INTF ((uint16_t)0x0010) /*!< Receive data match the RXDNR number, the receive process will be completed and generate the interrupt*/
#define SPI_INTSTAT_RXFULL_INTF ((uint16_t)0x0020) /*!< RX FIFO full interrupt flag bit*/
#define SPI_INTSTAT_TXEPT_INTF ((uint16_t)0x0040) /*!< Transmitter empty interrupt flag bit*/
/******************* Bit definition for SPI_INTEN register ********************/
#define SPI_INTEN_TX_IEN ((uint16_t)0x0001) /*!< Transmitter empty interrupt flag bit*/
#define SPI_INTEN_RX_IEN ((uint16_t)0x0002) /*!< Receive FIFO interrupt enable bit*/
#define SPI_INTEN_UNDERRUN_IEN ((uint16_t)0x0004) /*!< Transmitter underrun interrupt enable bit（SPI slave mode only）*/
#define SPI_INTEN_RXOERR_IEN ((uint16_t)0x0008) /*!< Overrun error interrupt enable bit*/
#define SPI_INTEN_RXMATCH_IEN ((uint16_t)0x0010) /*!< Receive data complete interrupt enable bit*/
#define SPI_INTEN_RXFULL_IEN ((uint16_t)0x0020) /*!< Receive FIFO full interrupt enable bit*/
#define SPI_INTEN_TXEPT_IEN ((uint16_t)0x0040) /*!< Transmit empty interrupt enable bit*/
/******************* Bit definition for SPI_INTCLR register ********************/
#define SPI_INTCLR_TX_ICLR ((uint16_t)0x0001) /*!< Transmitter FIFO empty interrupt clear bit*/
#define SPI_INTCLR_RX_ICLR ((uint16_t)0x0002) /*!< Receive interrupt clear bit*/
#define SPI_INTCLR_UNDERRUN_ICLR ((uint16_t)0x0004) /*!< Transmitter underrun interrupt clear bit（SPI slave mode only）*/
#define SPI_INTCLR_RXOERR_ICLR ((uint16_t)0x0008) /*!< Overrun error interrupt clear bit*/
#define SPI_INTCLR_RXMATCH_ICLR ((uint16_t)0x0010) /*!< Receive completed interrupt clear bit*/
#define SPI_INTCLR_RXFULL_ICLR ((uint16_t)0x0020) /*!< Receiver buffer full interrupt clear bit*/
#define SPI_INTCLR_TXEPT_ICLR ((uint16_t)0x0040) /*!< Transmitter empty interrupt clear bit*/
/******************* Bit definition for SPI_GCTL register ********************/
#define SPI_GCTL_SPIEN ((uint16_t)0x0001) /*!< SPI select bit*/
#define SPI_GCTL_INT_EN ((uint16_t)0x0002) /*!< SPI interrupt enable bit*/
#define SPI_GCTL_MM ((uint16_t)0x0004) /*!< Master mode bit*/
#define SPI_GCTL_TXEN ((uint16_t)0x0008) /*!< Transmit enable bit*/
#define SPI_GCTL_RXEN ((uint16_t)0x0010) /*!< Receive enable bit*/
#define SPI_GCTL_RXTLF ((uint16_t)0x0060) /*!< RX FIFO trigger level bit*/
#define SPI_GCTL_RXTLF_0 ((uint16_t)0x0020) /*!< Bit 0 */
#define SPI_GCTL_RXTLF_1 ((uint16_t)0x0040) /*!< Bit 1 */
#define SPI_GCTL_TXTLF ((uint16_t)0x0180) /*!< TX FIFO trigger level bit*/
#define SPI_GCTL_TXTLF_0 ((uint16_t)0x0080) /*!< Bit 0 */
#define SPI_GCTL_TXTLF_1 ((uint16_t)0x0100) /*!< Bit 1 */
#define SPI_GCTL_DMAEN ((uint16_t)0x0200) /*!< DMA access mode enable */
#define SPI_GCTL_NSS_SEL ((uint16_t)0x0400) /*!< NSS select signal that from software or hardware*/
#define SPI_GCTL_DATA_SEL ((uint16_t)0x0800) /*!< Valid byte or double-word data select signal*/
/******************* Bit definition for SPI_CCTL register ********************/
#define SPI_CCTL_CPHA ((uint16_t)0x0001) /*!< Clock phase select bit*/
#define SPI_CCTL_CPOL ((uint16_t)0x0002) /*!< Clock polarity select bit*/
#define SPI_CCTL_LSBFE ((uint16_t)0x0004) /*!< LSI first enable bit*/
#define SPI_CCTL_SPILEN ((uint16_t)0x0008) /*!< SPI character length bit*/
#define SPI_CCTL_RXEDGE ((uint16_t)0x0010) /*!< Receive data edge select*/
#define SPI_CCTL_TXEDGE ((uint16_t)0x0020) /*!< Transmit data edge select*/
/******************* Bit definition for SPI_SPBRG register ********************/
#define SPI_SPBRG_SPBRG ((uint16_t)0x0000FFFF) /*!< SPI baud rate control register for baud rate*/
/******************* Bit definition for SPI_RXDNR register ********************/
#define SPI_RXDNR_RXDNR ((uint32_t)0xFFFFFFFF) /*!< The register is used to hold a count of to be received bytes in next receive process*/
/******************* Bit definition for SPI_NSSR register ********************/
#define SPI_NSSR_NSS ((uint8_t)0x01) /*!< Chip select output signal in Master mode*/
/******************* Bit definition for SPI_EXTCTL register ********************/
#define SPI_EXTCTL_EXTLEN ((uint8_t)0x1F) /*!< control SPI data length*/
#define SPI_EXTCTL_EXTLEN_0 ((uint8_t)0x01) /*!< Bit 0 */
#define SPI_EXTCTL_EXTLEN_1 ((uint8_t)0x02) /*!< Bit 1 */
#define SPI_EXTCTL_EXTLEN_2 ((uint8_t)0x04) /*!< Bit 2 */
#define SPI_EXTCTL_EXTLEN_3 ((uint8_t)0x08) /*!< Bit 3 */
#define SPI_EXTCTL_EXTLEN_4 ((uint8_t)0x10) /*!< Bit 4 */
/******************************************************************************/
/* */
/* Inter-integrated Circuit Interface */
/* */
/******************************************************************************/
/******************* Bit definition for I2C_CON register ********************/
#define I2C_CON_MASTER_MODE ((uint16_t)0x0001)
#define I2C_CON_SPEED ((uint16_t)0x0006)
#define I2C_CON_SPEED_0 ((uint16_t)0x0002)
#define I2C_CON_SPEED_1 ((uint16_t)0x0004)
#define I2C_CON_10BITADDR_SLAVE ((uint16_t)0x0008)
#define I2C_CON_10BITADDR_MASTER ((uint16_t)0x0010)
#define I2C_CON_RESTART_EN ((uint16_t)0x0020)
#define I2C_CON_SLAVE_DISABLE ((uint16_t)0x0040)
#define I2C_CON_STOP_DET_IFADDRESSED ((uint16_t)0x0080)
#define I2C_CON_EMPTY_CTRL ((uint16_t)0x0100)
/******************* Bit definition for I2C_TAR register ********************/
#define I2C_TAR_TAR ((uint16_t)0x03FF)
#define I2C_TAR_TAR_0 ((uint16_t)0x0001)
#define I2C_TAR_TAR_1 ((uint16_t)0x0002)
#define I2C_TAR_TAR_2 ((uint16_t)0x0004)
#define I2C_TAR_TAR_3 ((uint16_t)0x0008)
#define I2C_TAR_TAR_4 ((uint16_t)0x0010)
#define I2C_TAR_TAR_5 ((uint16_t)0x0020)
#define I2C_TAR_TAR_6 ((uint16_t)0x0040)
#define I2C_TAR_TAR_7 ((uint16_t)0x0080)
#define I2C_TAR_TAR_8 ((uint16_t)0x0100)
#define I2C_TAR_TAR_9 ((uint16_t)0x0200)
#define I2C_TAR_GC_OR_START ((uint16_t)0x0400)
#define I2C_TAR_SPECIAL ((uint16_t)0x0800)
/******************* Bit definition for I2C_SAR register ********************/
#define I2C_SAR_SAR ((uint16_t)0x03FF)
#define I2C_SAR_SAR_0 ((uint16_t)0x0001)
#define I2C_SAR_SAR_1 ((uint16_t)0x0002)
#define I2C_SAR_SAR_2 ((uint16_t)0x0004)
#define I2C_SAR_SAR_3 ((uint16_t)0x0008)
#define I2C_SAR_SAR_4 ((uint16_t)0x0010)
#define I2C_SAR_SAR_5 ((uint16_t)0x0020)
#define I2C_SAR_SAR_6 ((uint16_t)0x0040)
#define I2C_SAR_SAR_7 ((uint16_t)0x0080)
#define I2C_SAR_SAR_8 ((uint16_t)0x0100)
#define I2C_SAR_SAR_9 ((uint16_t)0x0200)
/******************* Bit definition for I2C_DATA_CMD register ********************/
#define I2C_DATA_CMD_DAT ((uint16_t)0x00FF)
#define I2C_DATA_CMD_DAT_0 ((uint16_t)0x0001)
#define I2C_DATA_CMD_DAT_1 ((uint16_t)0x0002)
#define I2C_DATA_CMD_DAT_2 ((uint16_t)0x0004)
#define I2C_DATA_CMD_DAT_3 ((uint16_t)0x0008)
#define I2C_DATA_CMD_DAT_4 ((uint16_t)0x0010)
#define I2C_DATA_CMD_DAT_5 ((uint16_t)0x0020)
#define I2C_DATA_CMD_DAT_6 ((uint16_t)0x0040)
#define I2C_DATA_CMD_DAT_7 ((uint16_t)0x0080)
#define I2C_DATA_CMD_CMD ((uint16_t)0x0100)
#define I2C_DATA_CMD_STOP ((uint16_t)0x0200)
#define I2C_DATA_CMD_RESTART ((uint16_t)0x0400)
/******************* Bit definition for I2C_SS_SCL_HCNT register ********************/
#define I2C_SS_SCL_HCNT ((uint16_t)0xFFFF)
/******************* Bit definition for I2C_SS_SCL_LCNT register ********************/
#define I2C_SS_SCL_LCNT ((uint16_t)0xFFFF)
/******************* Bit definition for I2C_FS_SCL_HCNT register ********************/
#define I2C_FS_SCL_HCNT ((uint16_t)0xFFFF)
/******************* Bit definition for I2C_FS_SCL_LCNT register ********************/
#define I2C_FS_SCL_LCNT ((uint16_t)0xFFFF)
/******************* Bit definition for I2C_INTR_STAT register ********************/
#define I2C_INTR_STAT_RX_UNDER ((uint16_t)0x0001)
#define I2C_INTR_STAT_RX_OVER ((uint16_t)0x0002)
#define I2C_INTR_STAT_RX_FULL ((uint16_t)0x0004)
#define I2C_INTR_STAT_TX_OVER ((uint16_t)0x0008)
#define I2C_INTR_STAT_TX_EMPTY ((uint16_t)0x0010)
#define I2C_INTR_STAT_RD_REQ ((uint16_t)0x0020)
#define I2C_INTR_STAT_TX_ABRT ((uint16_t)0x0040)
#define I2C_INTR_STAT_RX_DONE ((uint16_t)0x0080)
#define I2C_INTR_STAT_ACTIVITY ((uint16_t)0x0100)
#define I2C_INTR_STAT_STOP_DET ((uint16_t)0x0200)
#define I2C_INTR_STAT_START_DET ((uint16_t)0x0400)
#define I2C_INTR_STAT_GEN_CALL ((uint16_t)0x0800)
/******************* Bit definition for I2C_INTR_MASK register ********************/
#define I2C_INTR_MASK_RX_UNDER ((uint16_t)0x0001)
#define I2C_INTR_MASK_RX_OVER ((uint16_t)0x0002)
#define I2C_INTR_MASK_RX_FULL ((uint16_t)0x0004)
#define I2C_INTR_MASK_TX_OVER ((uint16_t)0x0008)
#define I2C_INTR_MASK_TX_EMPTY ((uint16_t)0x0010)
#define I2C_INTR_MASK_RD_REQ ((uint16_t)0x0020)
#define I2C_INTR_MASK_TX_ABRT ((uint16_t)0x0040)
#define I2C_INTR_MASK_RX_DONE ((uint16_t)0x0080)
#define I2C_INTR_MASK_ACTIVITY ((uint16_t)0x0100)
#define I2C_INTR_MASK_STOP_DET ((uint16_t)0x0200)
#define I2C_INTR_MASK_START_DET ((uint16_t)0x0400)
#define I2C_INTR_MASK_GEN_CALL ((uint16_t)0x0800)
/******************* Bit definition for I2C_RAW_INTR_STAT register ********************/
#define I2C_RAW_INTR_MASK_RX_UNDER ((uint16_t)0x0001)
#define I2C_RAW_INTR_MASK_RX_OVER ((uint16_t)0x0002)
#define I2C_RAW_INTR_MASK_RX_FULL ((uint16_t)0x0004)
#define I2C_RAW_INTR_MASK_TX_OVER ((uint16_t)0x0008)
#define I2C_RAW_INTR_MASK_TX_EMPTY ((uint16_t)0x0010)
#define I2C_RAW_INTR_MASK_RD_REQ ((uint16_t)0x0020)
#define I2C_RAW_INTR_MASK_TX_ABRT ((uint16_t)0x0040)
#define I2C_RAW_INTR_MASK_RX_DONE ((uint16_t)0x0080)
#define I2C_RAW_INTR_MASK_ACTIVITY ((uint16_t)0x0100)
#define I2C_RAW_INTR_MASK_STOP_DET ((uint16_t)0x0200)
#define I2C_RAW_INTR_MASK_START_DET ((uint16_t)0x0400)
#define I2C_RAW_INTR_MASK_GEN_CALL ((uint16_t)0x0800)
/******************* Bit definition for I2C_RX_TL register **************************/
#define I2C_RX_TL ((uint8_t)0xFF)
/******************* Bit definition for I2C_TX_TL register **************************/
#define I2C_TX_TL ((uint8_t)0xFF)
/******************* Bit definition for I2C_CLR_INTR register ********************/
#define I2C_CLR_INTR ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_RX_UNDER register ********************/
#define I2C_CLR_RX_UNDER ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_RX_OVER register ********************/
#define I2C_CLR_RX_OVER ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_TX_OVER register ********************/
#define I2C_CLR_TX_OVER ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_RD_REQ register ********************/
#define I2C_CLR_RD_REQ ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_TX_ABRT register ********************/
#define I2C_CLR_TX_ABRT ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_RX_DONE register ********************/
#define I2C_CLR_RX_DONE ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_ACTIVITY register ********************/
#define I2C_CLR_ACTIVITY ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_STOP_DET register ********************/
#define I2C_CLR_STOP_DET ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_START_DET register ********************/
#define I2C_CLR_START_DET ((uint16_t)0x0001)
/******************* Bit definition for I2C_CLR_GEN_CALL register ********************/
#define I2C_CLR_GEN_CALL ((uint16_t)0x0001)
/******************* Bit definition for I2C_ENABLE register ********************/
#define I2C_ENABLE_ENABLE ((uint16_t)0x0001)
#define I2C_ENABLE_ABORT ((uint16_t)0x0002)
/******************* Bit definition for I2C_STATUS register ********************/
#define I2C_STATUS_ACTIVITY ((uint16_t)0x0001)
#define I2C_STATUS_TFNF ((uint16_t)0x0002)
#define I2C_STATUS_TFE ((uint16_t)0x0004)
#define I2C_STATUS_RFNE ((uint16_t)0x0008)
#define I2C_STATUS_RFF ((uint16_t)0x0010)
#define I2C_STATUS_MST_ACTIVITY ((uint16_t)0x0020)
#define I2C_STATUS_SLV_ACTIVITY ((uint16_t)0x0040)
/******************* Bit definition for I2C_TXFLR register ********************/
#define I2C_TXFLR ((uint16_t)0x0003)
#define I2C_TXFLR_0 ((uint16_t)0x0001)
#define I2C_TXFLR_1 ((uint16_t)0x0002)
/******************* Bit definition for I2C_RXFLR register ********************/
#define I2C_RXFLR ((uint16_t)0x0003)
#define I2C_RXFLR_0 ((uint16_t)0x0001)
#define I2C_RXFLR_1 ((uint16_t)0x0002)
/******************* Bit definition for I2C_SDA_HOLD register ********************/
#define I2C_SDA_TX_HOLD ((uint32_t)0x0000FFFF)
#define I2C_SDA_RX_HOLD ((uint32_t)0x00FF0000)
/******************* Bit definition for I2C_DMA_CR register ********************/
#define I2C_DMA_CR_RDMAE ((uint16_t)0x0001)
#define I2C_DMA_CR_TDMAE ((uint16_t)0x0002)
/******************* Bit definition for I2C_SDA_SET_UP register ********************/
#define I2C_SDA_SET_UP ((uint16_t)0x00FF)
/******************* Bit definition for I2C_ACK_GENERAL_CALL register ********************/
#define I2C_ACK_GENERAL_CALL ((uint16_t)0x0001)
/******************************************************************************/
/* */
/* Universal Synchronous Asynchronous Receiver Transmitter */
/* */
/******************************************************************************/
/******************* Bit definition for UART_TDR register *******************/
#define UART_TDR_TXREG ((uint16_t)0x00FF)
/******************* Bit definition for UART_RDR register *******************/
#define UART_RDR_RXREG ((uint16_t)0x00FF)
/******************* Bit definition for UART_CSR register *******************/
#define UART_CSR_TXC ((uint16_t)0x0001)
#define UART_CSR_RXAVL ((uint16_t)0x0002)
#define UART_CSR_TXFULL ((uint16_t)0x0004)
#define UART_CSR_TXBUF_EMPTY ((uint16_t)0x0008)
/******************* Bit definition for UART_ISR register *******************/
#define UART_ISR_TX_INTF ((uint16_t)0x0001)
#define UART_ISR_RX_INTF ((uint16_t)0x0002)
#define UART_ISR_RXOERR_INTF ((uint16_t)0x0008)
#define UART_ISR_RXPERR_INTF ((uint16_t)0x0010)
#define UART_ISR_RXFERR_INTF ((uint16_t)0x0020)
#define UART_ISR_RXBRK_INTF ((uint16_t)0x0040)
/******************* Bit definition for UART_IER register *******************/
#define UART_IER_TXIEN ((uint16_t)0x0001)
#define UART_IER_RXIEN ((uint16_t)0x0002)
#define UART_IER_TIMEOUTEN ((uint16_t)0x0004)
#define UART_IER_RXOERREN ((uint16_t)0x0008)
#define UART_IER_RXPERREN ((uint16_t)0x0010)
#define UART_IER_RXFERREN ((uint16_t)0x0020)
#define UART_IER_RXBRKEN ((uint16_t)0x0040)
/******************* Bit definition for UART_ICR register *******************/
#define UART_ICR_TXICLR ((uint16_t)0x0001)
#define UART_ICR_RXICLR ((uint16_t)0x0002)
#define UART_ICR_TIMEOUTCLR ((uint16_t)0x0004)
#define UART_ICR_RXOERRCLR ((uint16_t)0x0008)
#define UART_ICR_RXPERRCLR ((uint16_t)0x0010)
#define UART_ICR_RXFERRCLR ((uint16_t)0x0020)
#define UART_ICR_RXBRKCLR ((uint16_t)0x0040)
/******************* Bit definition for UART_GCR register *******************/
#define UART_GCR_UARTEN ((uint16_t)0x0001)
#define UART_GCR_DMAMODE ((uint16_t)0x0002)
#define UART_GCR_AUTOFLOWEN ((uint16_t)0x0004)
#define UART_GCR_RXEN ((uint16_t)0x0008)
#define UART_GCR_TXEN ((uint16_t)0x0010)
/******************* Bit definition for UART_CCR register *******************/
#define UART_CCR_PEN ((uint16_t)0x0001)
#define UART_CCR_PSEL ((uint16_t)0x0002)
#define UART_CCR_SPB ((uint16_t)0x0004)
#define UART_CCR_BRK ((uint16_t)0x0008)
#define UART_CCR_CHAR ((uint16_t)0x0030)
#define UART_CCR_CHAR_0 ((uint16_t)0x0010)
#define UART_CCR_CHAR_1 ((uint16_t)0x0020)
/******************* Bit definition for UART_BRR register *******************/
#define UART_BRR_DIV_Mantissa ((uint16_t)0xFFFF)
/******************* Bit definition for UART_FRA register *******************/
#define UART_FRA_DIV_Fraction ((uint8_t)0x0F)
/******************************************************************************/
/* */
/* Debug MCU */
/* */
/******************************************************************************/
/**************** Bit definition for DBGMCU_IDCODE register *****************/
#define DBGMCU_IDCODE_DEV_ID ((uint32_t)0xFFFFFFFF) /*!<Device Identifier */
/****************** Bit definition for DBGMCU_CR register *******************/
#define DBGMCU_CR_DBG_SLEEP ((uint32_t)0x00000001) /*!<Debug Sleep Mode */
#define DBGMCU_CR_DBG_STOP ((uint32_t)0x00000002) /*!<Debug Stop Mode */
#define DBGMCU_CR_DBG_STANDBY ((uint32_t)0x00000004) /*!<Debug Standby mode */
#define DBGMCU_CR_DBG_IWDG_STOP ((uint32_t)0x00000100) /*!<Debug Independent Watchdog stopped when Core is halted */
#define DBGMCU_CR_DBG_WWDG_STOP ((uint32_t)0x00000200) /*!<Debug Window Watchdog stopped when Core is halted */
#define DBGMCU_CR_DBG_TIM1_STOP ((uint32_t)0x00000400) /*!<TIM1 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM2_STOP ((uint32_t)0x00000800) /*!<TIM2 counter stopped when core is halted */
#define DBGMCU_CR_DBG_TIM3_STOP ((uint32_t)0x00001000) /*!<TIM3 counter stopped when core is halted */
/******************************************************************************/
/* */
/* FLASH and Option Bytes Registers */
/* */
/******************************************************************************/
/******************* Bit definition for FLASH_ACR register ******************/
#define FLASH_ACR_LATENCY ((uint8_t)0x03) /*!<LATENCY[2:0] bits (Latency) */
#define FLASH_ACR_LATENCY_0 ((uint8_t)0x00) /*!<Bit 0 */
#define FLASH_ACR_LATENCY_1 ((uint8_t)0x01) /*!<Bit 0 */
#define FLASH_ACR_LATENCY_2 ((uint8_t)0x02) /*!<Bit 1 */
#define FLASH_ACR_HLFCYA ((uint8_t)0x08) /*!<Flash Half Cycle Access Enable */
#define FLASH_ACR_PRFTBE ((uint8_t)0x10) /*!<Prefetch Buffer Enable */
#define FLASH_ACR_PRFTBS ((uint8_t)0x20) /*!<Prefetch Buffer Status */
/****************** Bit definition for FLASH_KEYR register ******************/
#define FLASH_KEYR_FKEYR ((uint32_t)0xFFFFFFFF) /*!<FPEC Key */
/***************** Bit definition for FLASH_OPTKEYR register ****************/
#define FLASH_OPTKEYR_OPTKEYR ((uint32_t)0xFFFFFFFF) /*!<Option Byte Key */
/****************** Bit definition for FLASH_SR register *******************/
#define FLASH_SR_BSY ((uint8_t)0x01) /*!<Busy */
#define FLASH_SR_PGERR ((uint8_t)0x04) /*!<Programming Error */
#define FLASH_SR_WRPRTERR ((uint8_t)0x10) /*!<Write Protection Error */
#define FLASH_SR_EOP ((uint8_t)0x20) /*!<End of operation */
/******************* Bit definition for FLASH_CR register *******************/
#define FLASH_CR_PG ((uint16_t)0x0001) /*!<Programming */
#define FLASH_CR_PER ((uint16_t)0x0002) /*!<Page Erase */
#define FLASH_CR_MER ((uint16_t)0x0004) /*!<Mass Erase */
#define FLASH_CR_OPTPG ((uint16_t)0x0010) /*!<Option Byte Programming */
#define FLASH_CR_OPTER ((uint16_t)0x0020) /*!<Option Byte Erase */
#define FLASH_CR_STRT ((uint16_t)0x0040) /*!<Start */
#define FLASH_CR_LOCK ((uint16_t)0x0080) /*!<Lock */
#define FLASH_CR_OPTWRE ((uint16_t)0x0200) /*!<Option Bytes Write Enable */
#define FLASH_CR_ERRIE ((uint16_t)0x0400) /*!<Error Interrupt Enable */
#define FLASH_CR_EOPIE ((uint16_t)0x1000) /*!<End of operation interrupt enable */
/******************* Bit definition for FLASH_AR register *******************/
#define FLASH_AR_FAR ((uint32_t)0xFFFFFFFF) /*!<Flash Address */
/****************** Bit definition for FLASH_OBR register *******************/
#define FLASH_OBR_OPTERR ((uint16_t)0x0001) /*!<Option Byte Error */
#define FLASH_OBR_RDPRT ((uint16_t)0x0002) /*!<Read protection */
#define FLASH_OBR_USER ((uint16_t)0x03FC) /*!<User Option Bytes */
#define FLASH_OBR_WDG_SW ((uint16_t)0x0004) /*!<WDG_SW */
#define FLASH_OBR_nRST_STOP ((uint16_t)0x0008) /*!<nRST_STOP */
#define FLASH_OBR_nRST_STDBY ((uint16_t)0x0010) /*!<nRST_STDBY */
#define FLASH_OBR_nBOOT1 ((uint16_t)0x0040) /*!<nBOOT1 */
#define FLASH_OBR_Notused ((uint16_t)0x03E0) /*!<Not used */
/****************** Bit definition for FLASH_WRPR register ******************/
#define FLASH_WRPR_WRP ((uint32_t)0xFFFFFFFF) /*!<Write Protect */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for FLASH_RDP register *******************/
#define FLASH_RDP_RDP ((uint32_t)0x000000FF) /*!<Read protection option byte */
#define FLASH_RDP_nRDP ((uint32_t)0x0000FF00) /*!<Read protection complemented option byte */
/****************** Bit definition for FLASH_USER register ******************/
#define FLASH_USER_USER ((uint32_t)0x00FF0000) /*!<User option byte */
#define FLASH_USER_nUSER ((uint32_t)0xFF000000) /*!<User complemented option byte */
/****************** Bit definition for FLASH_Data0 register *****************/
#define FLASH_Data0_Data0 ((uint32_t)0x000000FF) /*!<User data storage option byte */
#define FLASH_Data0_nData0 ((uint32_t)0x0000FF00) /*!<User data storage complemented option byte */
/****************** Bit definition for FLASH_Data1 register *****************/
#define FLASH_Data1_Data1 ((uint32_t)0x00FF0000) /*!<User data storage option byte */
#define FLASH_Data1_nData1 ((uint32_t)0xFF000000) /*!<User data storage complemented option byte */
/****************** Bit definition for FLASH_WRP0 register ******************/
#define FLASH_WRP0_WRP0 ((uint32_t)0x000000FF) /*!<Flash memory write protection option bytes */
#define FLASH_WRP0_nWRP0 ((uint32_t)0x0000FF00) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP1 register ******************/
#define FLASH_WRP1_WRP1 ((uint32_t)0x00FF0000) /*!<Flash memory write protection option bytes */
#define FLASH_WRP1_nWRP1 ((uint32_t)0xFF000000) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP2 register ******************/
#define FLASH_WRP2_WRP2 ((uint32_t)0x000000FF) /*!<Flash memory write protection option bytes */
#define FLASH_WRP2_nWRP2 ((uint32_t)0x0000FF00) /*!<Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP3 register ******************/
#define FLASH_WRP3_WRP3 ((uint32_t)0x00FF0000) /*!<Flash memory write protection option bytes */
#define FLASH_WRP3_nWRP3 ((uint32_t)0xFF000000) /*!<Flash memory write protection complemented option bytes */
/******************************************************************************/
/* */
/* USB */
/* */
/******************************************************************************/
/******************* Bit definition for USB_TOP register *******************/
#define USB_TOP_SPEED ((uint16_t)0x0001)
#define USB_TOP_CONNECT ((uint16_t)0x0002)
#define USB_TOP_RESET ((uint16_t)0x0008)
#define USB_TOP_SUSPEND ((uint16_t)0x0010)
#define USB_TOP_ACTIVE ((uint16_t)0x0080)
#define USB_TOP_STATE ((uint16_t)0x0060)
#define USB_TOP_STATE_0 ((uint16_t)0x0020)
#define USB_TOP_STATE_1 ((uint16_t)0x0040)
/******************* Bit definition for USB_INT_STATE register *******************/
#define USB_INT_STATE_RSTF ((uint16_t)0x0001)
#define USB_INT_STATE_SUSPENDF ((uint16_t)0x0002)
#define USB_INT_STATE_RESUMF ((uint16_t)0x0004)
#define USB_INT_STATE_SOFF ((uint16_t)0x0008)
#define USB_INT_STATE_EPINTF ((uint16_t)0x0010)
/******************* Bit definition for EP_INT_STATE register *******************/
#define EP_INT_STATE_EP0F ((uint16_t)0x0001)
#define EP_INT_STATE_EP1F ((uint16_t)0x0002)
#define EP_INT_STATE_EP2F ((uint16_t)0x0004)
#define EP_INT_STATE_EP3F ((uint16_t)0x0008)
#define EP_INT_STATE_EP4F ((uint16_t)0x0010)
/******************* Bit definition for EP0_INT_STATE register *******************/
#define EPn_INT_STATE_SETUP ((uint16_t)0x0001)
#define EPn_INT_STATE_END ((uint16_t)0x0002)
#define EPn_INT_STATE_INNACK ((uint16_t)0x0004)
#define EPn_INT_STATE_INACK ((uint16_t)0x0008)
#define EPn_INT_STATE_INSTALL ((uint16_t)0x0010)
#define EPn_INT_STATE_OUTNACK ((uint16_t)0x0020)
#define EPn_INT_STATE_OUTACK ((uint16_t)0x0040)
#define EPn_INT_STATE_OUTSTALL ((uint16_t)0x0080)
/******************* Bit definition for USB_INT_EN register *******************/
#define USB_INT_EN_RSTIE ((uint16_t)0x0001)
#define USB_INT_EN_SUSPENDIE ((uint16_t)0x0002)
#define USB_INT_EN_RESUMIE ((uint16_t)0x0004)
#define USB_INT_EN_SOFIE ((uint16_t)0x0008)
#define USB_INT_EN_EPINTIE ((uint16_t)0x0010)
/******************* Bit definition for EP_INT_EN register *******************/
#define EP_INT_EN_EP0IE ((uint16_t)0x0001)
#define EP_INT_EN_EP1IE ((uint16_t)0x0002)
#define EP_INT_EN_EP2IE ((uint16_t)0x0004)
#define EP_INT_EN_EP3IE ((uint16_t)0x0008)
#define EP_INT_EN_EP4IE ((uint16_t)0x0010)
/******************* Bit definition for EP0_INT_EN register *******************/
#define EPn_INT_EN_SETUPIE ((uint16_t)0x0001)
#define EPn_INT_EN_ENDIE ((uint16_t)0x0002)
#define EPn_INT_EN_INNACKIE ((uint16_t)0x0004)
#define EPn_INT_EN_INACKIE ((uint16_t)0x0008)
#define EPn_INT_EN_INSTALLIE ((uint16_t)0x0010)
#define EPn_INT_EN_OUTNACKIE ((uint16_t)0x0020)
#define EPn_INT_EN_OUTACKIE ((uint16_t)0x0040)
#define EPn_INT_EN_OUTSTALLIE ((uint16_t)0x0080)
/******************* Bit definition for EP1_INT_STATE register *******************/
#define EP1_INT_STATE_END ((uint16_t)0x0002)
#define EP1_INT_STATE_INNACK ((uint16_t)0x0004)
#define EP1_INT_STATE_INACK ((uint16_t)0x0008)
#define EP1_INT_STATE_INSTALL ((uint16_t)0x0010)
#define EP1_INT_STATE_OUTNACK ((uint16_t)0x0020)
#define EP1_INT_STATE_OUTACK ((uint16_t)0x0040)
#define EP1_INT_STATE_OUTSTALL ((uint16_t)0x0080)
/******************* Bit definition for EP2_INT_STATE register *******************/
#define EP2_INT_STATE_END ((uint16_t)0x0002)
#define EP2_INT_STATE_INNACK ((uint16_t)0x0004)
#define EP2_INT_STATE_INACK ((uint16_t)0x0008)
#define EP2_INT_STATE_INSTALL ((uint16_t)0x0010)
#define EP2_INT_STATE_OUTNACK ((uint16_t)0x0020)
#define EP2_INT_STATE_OUTACK ((uint16_t)0x0040)
#define EP2_INT_STATE_OUTSTALL ((uint16_t)0x0080)
/******************* Bit definition for EP3_INT_STATE register *******************/
#define EP3_INT_STATE_END ((uint16_t)0x0002)
#define EP3_INT_STATE_INNACK ((uint16_t)0x0004)
#define EP3_INT_STATE_INACK ((uint16_t)0x0008)
#define EP3_INT_STATE_INSTALL ((uint16_t)0x0010)
#define EP3_INT_STATE_OUTNACK ((uint16_t)0x0020)
#define EP3_INT_STATE_OUTACK ((uint16_t)0x0040)
#define EP3_INT_STATE_OUTSTALL ((uint16_t)0x0080)
/******************* Bit definition for EP4_INT_STATE register *******************/
#define EP4_INT_STATE_END ((uint16_t)0x0002)
#define EP4_INT_STATE_INNACK ((uint16_t)0x0004)
#define EP4_INT_STATE_INACK ((uint16_t)0x0008)
#define EP4_INT_STATE_INSTALL ((uint16_t)0x0010)
#define EP4_INT_STATE_OUTNACK ((uint16_t)0x0020)
#define EP4_INT_STATE_OUTACK ((uint16_t)0x0040)
#define EP4_INT_STATE_OUTSTALL ((uint16_t)0x0080)
/******************* Bit definition for EPX_INT_EN register *******************/
#define EPn_INT_EN_ENDIE ((uint16_t)0x0002)
#define EPn_INT_EN_INNACKIE ((uint16_t)0x0004)
#define EPn_INT_EN_INACKIE ((uint16_t)0x0008)
#define EPn_INT_EN_INSTALLIE ((uint16_t)0x0010)
#define EPn_INT_EN_OUTNACKIE ((uint16_t)0x0020)
#define EPn_INT_EN_OUTACKIE ((uint16_t)0x0040)
#define EPn_INT_EN_OUTSTALLIE ((uint16_t)0x0080)
/******************* Bit definition for USB_ADDR register *******************/
#define USB_ADDR_ADDR ((uint16_t)0x007F)
/******************* Bit definition for EP_EN register *******************/
#define EP_EN_EP0EN ((uint16_t)0x0001)
#define EP_EN_EP1EN ((uint16_t)0x0002)
#define EP_EN_EP2EN ((uint16_t)0x0004)
#define EP_EN_EP3EN ((uint16_t)0x0008)
#define EP_EN_EP4EN ((uint16_t)0x0010)
/******************* Bit definition for TOG_CTRL1_4 register *******************/
#define TOG_CTRL1_4_DTOG1 ((uint16_t)0x0001)
#define TOG_CTRL1_4_DTOG1EN ((uint16_t)0x0002)
#define TOG_CTRL1_4_DTOG2 ((uint16_t)0x0004)
#define TOG_CTRL1_4_DTOG2EN ((uint16_t)0x0008)
#define TOG_CTRL1_4_DTOG3 ((uint16_t)0x0010)
#define TOG_CTRL1_4_DTOG3EN ((uint16_t)0x0020)
#define TOG_CTRL1_4_DTOG4 ((uint16_t)0x0040)
#define TOG_CTRL1_4_DTOG4EN ((uint16_t)0x0080)
/******************* Bit definition for SETUP0 register *******************/
#define SETUP0 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP1 register *******************/
#define SETUP1 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP2 register *******************/
#define SETUP2 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP3 register *******************/
#define SETUP3 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP4 register *******************/
#define SETUP4 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP5 register *******************/
#define SETUP5 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP6 register *******************/
#define SETUP6 ((uint16_t)0x00FF)
/******************* Bit definition for SETUP7 register *******************/
#define SETUP7 ((uint16_t)0x00FF)
/******************* Bit definition for PACKET_SIZE register *******************/
#define PACKET_SIZE0 ((uint16_t)0x00FF)
/******************* Bit definition for EP0_AVIL register *******************/
#define EP0_AVIL_EPXAVIL ((uint16_t)0x00FF)
/******************* Bit definition for EP1_AVIL register *******************/
#define EP1_AVIL_EPXAVIL ((uint16_t)0x00FF)
/******************* Bit definition for EP2_AVIL register *******************/
#define EP2_AVIL_EPXAVIL ((uint16_t)0x00FF)
/******************* Bit definition for EP3_AVIL register *******************/
#define EP3_AVIL_EPXAVIL ((uint16_t)0x00FF)
/******************* Bit definition for EP4_AVIL register *******************/
#define EP4_AVIL_EPXAVIL ((uint16_t)0x00FF)
/******************* Bit definition for EP0_CTRL register *******************/
#define EP0_CTRL_TRANEN ((uint16_t)0x0080)
#define EP0_CTRL_TRANCOUNT ((uint16_t)0x007F)
#define EP0_CTRL_TRANCOUNT_0 ((uint16_t)0x0001)
#define EP0_CTRL_TRANCOUNT_1 ((uint16_t)0x0002)
#define EP0_CTRL_TRANCOUNT_2 ((uint16_t)0x0004)
#define EP0_CTRL_TRANCOUNT_3 ((uint16_t)0x0008)
#define EP0_CTRL_TRANCOUNT_4 ((uint16_t)0x0010)
#define EP0_CTRL_TRANCOUNT_5 ((uint16_t)0x0020)
#define EP0_CTRL_TRANCOUNT_6 ((uint16_t)0x0040)
/******************* Bit definition for EP1_CTRL register *******************/
#define EP1_CTRL_TRANEN ((uint16_t)0x0080)
#define EP1_CTRL_TRANCOUNT ((uint16_t)0x007F)
#define EP1_CTRL_TRANCOUNT_0 ((uint16_t)0x0001)
#define EP1_CTRL_TRANCOUNT_1 ((uint16_t)0x0002)
#define EP1_CTRL_TRANCOUNT_2 ((uint16_t)0x0004)
#define EP1_CTRL_TRANCOUNT_3 ((uint16_t)0x0008)
#define EP1_CTRL_TRANCOUNT_4 ((uint16_t)0x0010)
#define EP1_CTRL_TRANCOUNT_5 ((uint16_t)0x0020)
#define EP1_CTRL_TRANCOUNT_6 ((uint16_t)0x0040)
/******************* Bit definition for EP2_CTRL register *******************/
#define EP2_CTRL_TRANEN ((uint16_t)0x0080)
#define EP2_CTRL_TRANCOUNT ((uint16_t)0x007F)
#define EP2_CTRL_TRANCOUNT_0 ((uint16_t)0x0001)
#define EP2_CTRL_TRANCOUNT_1 ((uint16_t)0x0002)
#define EP2_CTRL_TRANCOUNT_2 ((uint16_t)0x0004)
#define EP2_CTRL_TRANCOUNT_3 ((uint16_t)0x0008)
#define EP2_CTRL_TRANCOUNT_4 ((uint16_t)0x0010)
#define EP2_CTRL_TRANCOUNT_5 ((uint16_t)0x0020)
#define EP2_CTRL_TRANCOUNT_6 ((uint16_t)0x0040)
/******************* Bit definition for EP3_CTRL register *******************/
#define EP3_CTRL_TRANEN ((uint16_t)0x0080)
#define EP3_CTRL_TRANCOUNT ((uint16_t)0x007F)
#define EP3_CTRL_TRANCOUNT_0 ((uint16_t)0x0001)
#define EP3_CTRL_TRANCOUNT_1 ((uint16_t)0x0002)
#define EP3_CTRL_TRANCOUNT_2 ((uint16_t)0x0004)
#define EP3_CTRL_TRANCOUNT_3 ((uint16_t)0x0008)
#define EP3_CTRL_TRANCOUNT_4 ((uint16_t)0x0010)
#define EP3_CTRL_TRANCOUNT_5 ((uint16_t)0x0020)
#define EP3_CTRL_TRANCOUNT_6 ((uint16_t)0x0040)
/******************* Bit definition for EP4_CTRL register *******************/
#define EP4_CTRL_TRANEN ((uint16_t)0x0080)
#define EP4_CTRL_TRANCOUNT ((uint16_t)0x007F)
#define EP4_CTRL_TRANCOUNT_0 ((uint16_t)0x0001)
#define EP4_CTRL_TRANCOUNT_1 ((uint16_t)0x0002)
#define EP4_CTRL_TRANCOUNT_2 ((uint16_t)0x0004)
#define EP4_CTRL_TRANCOUNT_3 ((uint16_t)0x0008)
#define EP4_CTRL_TRANCOUNT_4 ((uint16_t)0x0010)
#define EP4_CTRL_TRANCOUNT_5 ((uint16_t)0x0020)
#define EP4_CTRL_TRANCOUNT_6 ((uint16_t)0x0040)
/******************* Bit definition for EP_DMA register *******************/
#define EP_DMA_DMA1EN ((uint16_t)0x0001)
#define EP_DMA_DMA2EN ((uint16_t)0x0002)
/******************* Bit definition for EP_HALT register *******************/
#define EP_HALT_HALT0 ((uint16_t)0x0001)
#define EP_HALT_HALT1 ((uint16_t)0x0002)
#define EP_HALT_HALT2 ((uint16_t)0x0004)
#define EP_HALT_HALT3 ((uint16_t)0x0008)
#define EP_HALT_HALT4 ((uint16_t)0x0010)
/******************* Bit definition for USB_POWER register *******************/
#define USB_POWER_SUSPEN ((uint16_t)0x0001)
#define USB_POWER_SUSP ((uint16_t)0x0002)
#define USB_POWER_WKUP ((uint16_t)0x0008)
/******************************************************************************/
/* */
/* CAN Registers and bits */
/* */
/******************************************************************************/
/*!<BasicCAN registers */
/******************* Bit definition for CAN_BASIC_CR register *******************/
#define CAN_BASIC_CR_RR ((uint16_t)0x0001)
#define CAN_BASIC_CR_RIE ((uint16_t)0x0002)
#define CAN_BASIC_CR_TIE ((uint16_t)0x0004)
#define CAN_BASIC_CR_EIE ((uint16_t)0x0008)
#define CAN_BASIC_CR_OIE ((uint16_t)0x0010)
/******************* Bit definition for CAN_BASIC_CMR register *******************/
#define CAN_BASIC_CMR_TR ((uint16_t)0x0001)
#define CAN_BASIC_CMR_AT ((uint16_t)0x0002)
#define CAN_BASIC_CMR_RRB ((uint16_t)0x0004)
#define CAN_BASIC_CMR_CDO ((uint16_t)0x0008)
#define CAN_BASIC_CMR_GTS ((uint16_t)0x0010)
/******************* Bit definition for CAN_BASIC_SR register *******************/
#define CAN_BASIC_SR_RBS ((uint16_t)0x0001)
#define CAN_BASIC_SR_DOS ((uint16_t)0x0002)
#define CAN_BASIC_SR_TBS ((uint16_t)0x0004)
#define CAN_BASIC_SR_TCS ((uint16_t)0x0008)
#define CAN_BASIC_SR_RS ((uint16_t)0x0010)
#define CAN_BASIC_SR_TS ((uint16_t)0x0020)
#define CAN_BASIC_SR_ES ((uint16_t)0x0040)
#define CAN_BASIC_SR_BS ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_IR register *******************/
#define CAN_BASIC_IR_RI ((uint16_t)0x0001)
#define CAN_BASIC_IR_TI ((uint16_t)0x0002)
#define CAN_BASIC_IR_EI ((uint16_t)0x0004)
#define CAN_BASIC_IR_DOI ((uint16_t)0x0008)
#define CAN_BASIC_IR_WUI ((uint16_t)0x0010)
/******************* Bit definition for CAN_BASIC_ACR register *******************/
#define CAN_BASIC_ACR_AC ((uint16_t)0x00FF)
#define CAN_BASIC_ACR_AC_0 ((uint16_t)0x0001)
#define CAN_BASIC_ACR_AC_1 ((uint16_t)0x0002)
#define CAN_BASIC_ACR_AC_2 ((uint16_t)0x0004)
#define CAN_BASIC_ACR_AC_3 ((uint16_t)0x0008)
#define CAN_BASIC_ACR_AC_4 ((uint16_t)0x0010)
#define CAN_BASIC_ACR_AC_5 ((uint16_t)0x0020)
#define CAN_BASIC_ACR_AC_6 ((uint16_t)0x0040)
#define CAN_BASIC_ACR_AC_7 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_AMR register *******************/
#define CAN_BASIC_AMR_AM ((uint16_t)0x00FF)
#define CAN_BASIC_AMR_AM_0 ((uint16_t)0x0001)
#define CAN_BASIC_AMR_AM_1 ((uint16_t)0x0002)
#define CAN_BASIC_AMR_AM_2 ((uint16_t)0x0004)
#define CAN_BASIC_AMR_AM_3 ((uint16_t)0x0008)
#define CAN_BASIC_AMR_AM_4 ((uint16_t)0x0010)
#define CAN_BASIC_AMR_AM_5 ((uint16_t)0x0020)
#define CAN_BASIC_AMR_AM_6 ((uint16_t)0x0040)
#define CAN_BASIC_AMR_AM_7 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_BTR0 register *******************/
#define CAN_BASIC_BTR0_BRP ((uint16_t)0x003F)
#define CAN_BASIC_BTR0_BRP_0 ((uint16_t)0x0001)
#define CAN_BASIC_BTR0_BRP_1 ((uint16_t)0x0002)
#define CAN_BASIC_BTR0_BRP_2 ((uint16_t)0x0004)
#define CAN_BASIC_BTR0_BRP_3 ((uint16_t)0x0008)
#define CAN_BASIC_BTR0_BRP_4 ((uint16_t)0x0010)
#define CAN_BASIC_BTR0_BRP_5 ((uint16_t)0x0020)
#define CAN_BASIC_BTR0_SJW ((uint16_t)0x00C0)
#define CAN_BASIC_BTR0_SJW_0 ((uint16_t)0x0040)
#define CAN_BASIC_BTR0_SJW_1 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_BTR1 register *******************/
#define CAN_BASIC_BTR1_SAM ((uint16_t)0x0080)
#define CAN_BASIC_BTR1_TSEG1 ((uint16_t)0x000F)
#define CAN_BASIC_BTR1_TSEG1_0 ((uint16_t)0x0001)
#define CAN_BASIC_BTR1_TSEG1_1 ((uint16_t)0x0002)
#define CAN_BASIC_BTR1_TSEG1_2 ((uint16_t)0x0004)
#define CAN_BASIC_BTR1_TSEG1_3 ((uint16_t)0x0008)
#define CAN_BASIC_BTR1_TSEG2 ((uint16_t)0x0070)
#define CAN_BASIC_BTR1_TSEG2_0 ((uint16_t)0x0010)
#define CAN_BASIC_BTR1_TSEG2_1 ((uint16_t)0x0020)
#define CAN_BASIC_BTR1_TSEG2_2 ((uint16_t)0x0040)
/******************* Bit definition for CAN_BASIC_TXID0 register *******************/
#define CAN_BASICTXID0_ID ((uint16_t)0x00FF)
#define CAN_BASIC_TXID0_ID_3 ((uint16_t)0x0001)
#define CAN_BASIC_TXID0_ID_4 ((uint16_t)0x0002)
#define CAN_BASIC_TXID0_ID_5 ((uint16_t)0x0004)
#define CAN_BASIC_TXID0_ID_6 ((uint16_t)0x0008)
#define CAN_BASIC_TXID0_ID_7 ((uint16_t)0x0010)
#define CAN_BASIC_TXID0_ID_8 ((uint16_t)0x0020)
#define CAN_BASIC_TXID0_ID_9 ((uint16_t)0x0040)
#define CAN_BASIC_TXID0_ID_10 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_TXID1 register *******************/
#define CAN_BASIC_TXID1_RTR ((uint16_t)0x0010)
#define CAN_BASIC_TXID1_DLC ((uint16_t)0x000F)
#define CAN_BASIC_TXID1_DLC_0 ((uint16_t)0x0001)
#define CAN_BASIC_TXID1_DLC_1 ((uint16_t)0x0002)
#define CAN_BASIC_TXID1_DLC_2 ((uint16_t)0x0004)
#define CAN_BASIC_TXID1_DLC_3 ((uint16_t)0x0008)
#define CAN_BASIC_TXID1_ID ((uint16_t)0x00E0)
#define CAN_BASIC_TXID1_ID_0 ((uint16_t)0x0020)
#define CAN_BASIC_TXID1_ID_1 ((uint16_t)0x0040)
#define CAN_BASIC_TXID1_ID_2 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_TXDR0 register *******************/
#define CAN_BASIC_TXDR0 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR1 register *******************/
#define CAN_BASIC_TXDR1 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR2 register *******************/
#define CAN_BASIC_TXDR2 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR3 register *******************/
#define CAN_BASIC_TXDR3 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR4 register *******************/
#define CAN_BASIC_TXDR4 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR5 register *******************/
#define CAN_BASIC_TXDR5 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR6 register *******************/
#define CAN_BASIC_TXDR6 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_TXDR7 register *******************/
#define CAN_BASIC_TXDR7 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXID0 register *******************/
#define CAN_BASIC_RXID0_ID ((uint16_t)0x00FF)
#define CAN_BASIC_RXID0_ID_3 ((uint16_t)0x0001)
#define CAN_BASIC_RXID0_ID_4 ((uint16_t)0x0002)
#define CAN_BASIC_RXID0_ID_5 ((uint16_t)0x0004)
#define CAN_BASIC_RXID0_ID_6 ((uint16_t)0x0008)
#define CAN_BASIC_RXID0_ID_7 ((uint16_t)0x0010)
#define CAN_BASIC_RXID0_ID_8 ((uint16_t)0x0020)
#define CAN_BASIC_RXID0_ID_9 ((uint16_t)0x0040)
#define CAN_BASIC_RXID0_ID_10 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_RXID1 register *******************/
#define CAN_BASIC_RXID1_RTR ((uint16_t)0x0010)
#define CAN_BASIC_RXID1_DLC ((uint16_t)0x000F)
#define CAN_BASIC_RXID1_DLC_0 ((uint16_t)0x0001)
#define CAN_BASIC_RXID1_DLC_1 ((uint16_t)0x0002)
#define CAN_BASIC_RXID1_DLC_2 ((uint16_t)0x0004)
#define CAN_BASIC_RXID1_DLC_3 ((uint16_t)0x0008)
#define CAN_BASIC_RXID1_ID ((uint16_t)0x00E0)
#define CAN_BASIC_RXID1_ID_0 ((uint16_t)0x0020)
#define CAN_BASIC_RXID1_ID_1 ((uint16_t)0x0040)
#define CAN_BASIC_RXID1_ID_2 ((uint16_t)0x0080)
/******************* Bit definition for CAN_BASIC_RXDR0 register *******************/
#define CAN_BASIC_RXDR0 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR1 register *******************/
#define CAN_BASIC_RXDR1 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR2 register *******************/
#define CAN_BASIC_RXDR2 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR3 register *******************/
#define CAN_BASIC_RXDR3 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR4 register *******************/
#define CAN_BASIC_RXDR4 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR5 register *******************/
#define CAN_BASIC_RXDR5 ((uint16_t)0x00FF)
/******************* 0.Bit definition for CAN_BASIC_RXDR6 register *******************/
#define CAN_BASIC_RXDR6 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_RXDR7 register *******************/
#define CAN_BASIC_RXDR7 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_BASIC_CDR register *******************/
#define CAN_BASIC_CDR_MODE ((uint16_t)0x0080)
/*!<PeliCAN registers */
/******************* Bit definition for CAN_PELI_MOD register *******************/
#define CAN_PELI_MOD_RM ((uint16_t)0x0001)
#define CAN_PELI_MOD_LOM ((uint16_t)0x0002)
#define CAN_PELI_MOD_STM ((uint16_t)0x0004)
#define CAN_PELI_MOD_AFM ((uint16_t)0x0008)
#define CAN_PELI_MOD_SM ((uint16_t)0x0010)
/******************* Bit definition for CAN_PELI_CMR register *******************/
#define CAN_PELI_CMR_TR ((uint16_t)0x0001)
#define CAN_PELI_CMR_AT ((uint16_t)0x0002)
#define CAN_PELI_CMR_RRB ((uint16_t)0x0004)
#define CAN_PELI_CMR_CDO ((uint16_t)0x0008)
#define CAN_PELI_CMR_SRR ((uint16_t)0x0010)
/******************* Bit definition for CAN_PELI_SR register *******************/
#define CAN_PELI_SR_RBS ((uint16_t)0x0001)
#define CAN_PELI_SR_DOS ((uint16_t)0x0002)
#define CAN_PELI_SR_TBS ((uint16_t)0x0004)
#define CAN_PELI_SR_TCS ((uint16_t)0x0008)
#define CAN_PELI_SR_RS ((uint16_t)0x0010)
#define CAN_PELI_SR_TS ((uint16_t)0x0020)
#define CAN_PELI_SR_ES ((uint16_t)0x0040)
#define CAN_PELI_SR_BS ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_IR register *******************/
#define CAN_PELI_IR_RI ((uint16_t)0x0001)
#define CAN_PELI_IR_TI ((uint16_t)0x0002)
#define CAN_PELI_IR_EI ((uint16_t)0x0004)
#define CAN_PELI_IR_DOI ((uint16_t)0x0008)
#define CAN_PELI_IR_WUI ((uint16_t)0x0010)
#define CAN_PELI_IR_EPI ((uint16_t)0x0020)
#define CAN_PELI_IR_ALI ((uint16_t)0x0040)
#define CAN_PELI_IR_BEI ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_IER register *******************/
#define CAN_PELI_IER_RIE ((uint16_t)0x0001)
#define CAN_PELI_IER_TIE ((uint16_t)0x0002)
#define CAN_PELI_IER_EIE ((uint16_t)0x0004)
#define CAN_PELI_IER_DOIE ((uint16_t)0x0008)
#define CAN_PELI_IER_WUIE ((uint16_t)0x0010)
#define CAN_PELI_IER_EPIE ((uint16_t)0x0020)
#define CAN_PELI_IER_ALIE ((uint16_t)0x0040)
#define CAN_PELI_IER_BEIE ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_BTR0 register *******************/
#define CAN_PELI_BTR0_BRP ((uint16_t)0x003F)
#define CAN_PELI_BTR0_BRP_0 ((uint16_t)0x0001)
#define CAN_PELI_BTR0_BRP_1 ((uint16_t)0x0002)
#define CAN_PELI_BTR0_BRP_2 ((uint16_t)0x0004)
#define CAN_PELI_BTR0_BRP_3 ((uint16_t)0x0008)
#define CAN_PELI_BTR0_BRP_4 ((uint16_t)0x0010)
#define CAN_PELI_BTR0_BRP_5 ((uint16_t)0x0020)
#define CAN_PELI_BTR0_SJW ((uint16_t)0x00C0)
#define CAN_PELI_BTR0_SJW_0 ((uint16_t)0x0040)
#define CAN_PELI_BTR0_SJW_1 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_BTR1 register *******************/
#define CAN_PELI_BTR1_SAM ((uint16_t)0x0080)
#define CAN_PELI_BTR1_TSEG1 ((uint16_t)0x000F)
#define CAN_PELI_BTR1_TSEG1_0 ((uint16_t)0x0001)
#define CAN_PELI_BTR1_TSEG1_1 ((uint16_t)0x0002)
#define CAN_PELI_BTR1_TSEG1_2 ((uint16_t)0x0004)
#define CAN_PELI_BTR1_TSEG1_3 ((uint16_t)0x0008)
#define CAN_PELI_BTR1_TSEG2 ((uint16_t)0x0070)
#define CAN_PELI_BTR1_TSEG2_0 ((uint16_t)0x0010)
#define CAN_PELI_BTR1_TSEG2_1 ((uint16_t)0x0020)
#define CAN_PELI_BTR1_TSEG2_2 ((uint16_t)0x0040)
/******************* Bit definition for CAN_PELI_ALC register *******************/
#define CAN_PELI_ALC_BITNO ((uint16_t)0x001F)
#define CAN_PELI_ALC_BITNO_0 ((uint16_t)0x0001)
#define CAN_PELI_ALC_BITNO_1 ((uint16_t)0x0002)
#define CAN_PELI_ALC_BITNO_2 ((uint16_t)0x0004)
#define CAN_PELI_ALC_BITNO_3 ((uint16_t)0x0008)
#define CAN_PELI_ALC_BITNO_4 ((uint16_t)0x0010)
/******************* Bit definition for CAN_PELI_ECC register *******************/
#define CAN_PELI_ECC_DIR ((uint16_t)0x0020)
#define CAN_PELI_ECC_SEG ((uint16_t)0x001F)
#define CAN_PELI_ECC_SEG_0 ((uint16_t)0x0001)
#define CAN_PELI_ECC_SEG_1 ((uint16_t)0x0002)
#define CAN_PELI_ECC_SEG_2 ((uint16_t)0x0004)
#define CAN_PELI_ECC_SEG_3 ((uint16_t)0x0008)
#define CAN_PELI_ECC_SEG_4 ((uint16_t)0x0010)
#define CAN_PELI_ECC_ERRC ((uint16_t)0x00C0)
#define CAN_PELI_ECC_ERRC_0 ((uint16_t)0x0040)
#define CAN_PELI_ECC_ERRC_1 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_EWLR register *******************/
#define CAN_PELI_EWLR_EWL ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXERR register *******************/
#define CAN_PELI_RXERR_RXERR ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXERR register *******************/
#define CAN_PELI_TXERR_TXERR ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_FF register *******************/
#define CAN_PELI_SFF_RTR ((uint16_t)0x0040)
#define CAN_PELI_SFF_FF ((uint16_t)0x0080)
#define CAN_PELI_SFF_DLC ((uint16_t)0x000F)
#define CAN_PELI_SFF_DLC_0 ((uint16_t)0x0001)
#define CAN_PELI_SFF_DLC_1 ((uint16_t)0x0002)
#define CAN_PELI_SFF_DLC_2 ((uint16_t)0x0004)
#define CAN_PELI_SFF_DLC_3 ((uint16_t)0x0008)
#define CAN_PELI_EFF_RTR ((uint16_t)0x0040)
#define CAN_PELI_EFF_FF ((uint16_t)0x0080)
#define CAN_PELI_EFF_DLC ((uint16_t)0x000F)
#define CAN_PELI_EFF_DLC_0 ((uint16_t)0x0001)
#define CAN_PELI_EFF_DLC_1 ((uint16_t)0x0002)
#define CAN_PELI_EFF_DLC_2 ((uint16_t)0x0004)
#define CAN_PELI_EFF_DLC_3 ((uint16_t)0x0008)
/******************* Bit definition for CAN_PELI_TXID0 register *******************/
#define CAN_PELI_TXID0 ((uint16_t)0x00FF)
#define CAN_PELI_TXID0_ID21 ((uint16_t)0x0001)
#define CAN_PELI_TXID0_ID22 ((uint16_t)0x0002)
#define CAN_PELI_TXID0_ID23 ((uint16_t)0x0004)
#define CAN_PELI_TXID0_ID24 ((uint16_t)0x0008)
#define CAN_PELI_TXID0_ID25 ((uint16_t)0x0010)
#define CAN_PELI_TXID0_ID26 ((uint16_t)0x0020)
#define CAN_PELI_TXID0_ID27 ((uint16_t)0x0040)
#define CAN_PELI_TXID0_ID28 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_TXID1 register *******************/
#define CAN_PELI_TXID1 ((uint16_t)0x00FF)
#define CAN_PELI_TXID1_ID13 ((uint16_t)0x0001)
#define CAN_PELI_TXID1_ID14 ((uint16_t)0x0002)
#define CAN_PELI_TXID1_ID15 ((uint16_t)0x0004)
#define CAN_PELI_TXID1_ID16 ((uint16_t)0x0008)
#define CAN_PELI_TXID1_ID17 ((uint16_t)0x0010)
#define CAN_PELI_TXID1_ID18 ((uint16_t)0x0020)
#define CAN_PELI_TXID1_ID19 ((uint16_t)0x0040)
#define CAN_PELI_TXID1_ID20 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_TXID2 register *******************/
#define CAN_PELI_TXID2 ((uint16_t)0x00FF)
#define CAN_PELI_TXID2_ID05 ((uint16_t)0x0001)
#define CAN_PELI_TXID2_ID06 ((uint16_t)0x0002)
#define CAN_PELI_TXID2_ID07 ((uint16_t)0x0004)
#define CAN_PELI_TXID2_ID08 ((uint16_t)0x0008)
#define CAN_PELI_TXID2_ID09 ((uint16_t)0x0010)
#define CAN_PELI_TXID2_ID10 ((uint16_t)0x0020)
#define CAN_PELI_TXID2_ID11 ((uint16_t)0x0040)
#define CAN_PELI_TXID2_ID12 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_TXID3 register *******************/
#define CAN_PELI_TXID3 ((uint16_t)0x00FF)
#define CAN_PELI_TXID3_ID00 ((uint16_t)0x0008)
#define CAN_PELI_TXID3_ID01 ((uint16_t)0x0010)
#define CAN_PELI_TXID3_ID02 ((uint16_t)0x0020)
#define CAN_PELI_TXID3_ID03 ((uint16_t)0x0040)
#define CAN_PELI_TXID3_ID04 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_TXDATA0 register *******************/
#define CAN_PELI_TXDATA0 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA1 register *******************/
#define CAN_PELI_TXDATA1 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA2 register *******************/
#define CAN_PELI_TXDATA2 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA3 register *******************/
#define CAN_PELI_TXDATA3 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA4 register *******************/
#define CAN_PELI_TXDATA4 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA5 register *******************/
#define CAN_PELI_TXDATA5 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA6 register *******************/
#define CAN_PELI_TXDATA6 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_TXDATA7 register *******************/
#define CAN_PELI_TXDATA7 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXID0 register *******************/
#define CAN_PELI_RXID0 ((uint16_t)0x00FF)
#define CAN_PELI_RXID0_ID21 ((uint16_t)0x0001)
#define CAN_PELI_RXID0_ID22 ((uint16_t)0x0002)
#define CAN_PELI_RXID0_ID23 ((uint16_t)0x0004)
#define CAN_PELI_RXID0_ID24 ((uint16_t)0x0008)
#define CAN_PELI_RXID0_ID25 ((uint16_t)0x0010)
#define CAN_PELI_RXID0_ID26 ((uint16_t)0x0020)
#define CAN_PELI_RXID0_ID27 ((uint16_t)0x0040)
#define CAN_PELI_RXID0_ID28 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_RXID1 register *******************/
#define CAN_PELI_RXID1 ((uint16_t)0x00FF)
#define CAN_PELI_RXID1_ID13 ((uint16_t)0x0001)
#define CAN_PELI_RXID1_ID14 ((uint16_t)0x0002)
#define CAN_PELI_RXID1_ID15 ((uint16_t)0x0004)
#define CAN_PELI_RXID1_ID16 ((uint16_t)0x0008)
#define CAN_PELI_RXID1_ID17 ((uint16_t)0x0010)
#define CAN_PELI_RXID1_ID18 ((uint16_t)0x0020)
#define CAN_PELI_RXID1_ID19 ((uint16_t)0x0040)
#define CAN_PELI_RXID1_ID20 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_RXID2 register *******************/
#define CAN_PELI_RXID2 ((uint16_t)0x00FF)
#define CAN_PELI_RXID2_ID05 ((uint16_t)0x0001)
#define CAN_PELI_RXID2_ID06 ((uint16_t)0x0002)
#define CAN_PELI_RXID2_ID07 ((uint16_t)0x0004)
#define CAN_PELI_RXID2_ID08 ((uint16_t)0x0008)
#define CAN_PELI_RXID2_ID09 ((uint16_t)0x0010)
#define CAN_PELI_RXID2_ID10 ((uint16_t)0x0020)
#define CAN_PELI_RXID2_ID11 ((uint16_t)0x0040)
#define CAN_PELI_RXID2_ID12 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_TXID3 register *******************/
#define CAN_PELI_RXID3 ((uint16_t)0x00FF)
#define CAN_PELI_RXID3_ID00 ((uint16_t)0x0008)
#define CAN_PELI_RXID3_ID01 ((uint16_t)0x0010)
#define CAN_PELI_RXID3_ID02 ((uint16_t)0x0020)
#define CAN_PELI_RXID3_ID03 ((uint16_t)0x0040)
#define CAN_PELI_RXID3_ID04 ((uint16_t)0x0080)
/******************* Bit definition for CAN_PELI_RXDATA0 register *******************/
#define CAN_PELI_RXDATA0 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA1 register *******************/
#define CAN_PELI_RXDATA1 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA2 register *******************/
#define CAN_PELI_RXDATA2 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA3 register *******************/
#define CAN_PELI_RXDATA3 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA4 register *******************/
#define CAN_PELI_RXDATA4 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA5 register *******************/
#define CAN_PELI_RXDATA5 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA6 register *******************/
#define CAN_PELI_RXDATA6 (uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_RXDATA7 register *******************/
#define CAN_PELI_RXDATA7 ((uint16_t)0x00FF)
/******************* Bit definition for CAN_PELI_ACR0 register *******************/
#define CAN_PELI_ACR0_AC ((uint16_t)0x00FF)
#define CAN_PELI_ACR0_AC_0 ((uint16_t)0x0001)
#define CAN_PELI_ACR0_AC_1 ((uint16_t)0x0002)
#define CAN_PELI_ACR0_AC_2 ((uint16_t)0x0004)
#define CAN_PELI_ACR0_AC_3 ((uint16_t)0x0008)
#define CAN_PELI_ACR0_AC_4 ((uint16_t)0x0010)
#define CAN_PELI_ACR0_AC_5 ((uint16_t)0x0020)
#define CAN_PELI_ACR0_AC_6 ((uint16_t)0x0040)
#define CAN_PELI_ACR0_AC_7 ((uint16_t)0x0080)
#define CAN_PELI_ACR0_AC_SSID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR0_AC_SSID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR0_AC_SSID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR0_AC_SSID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR0_AC_SSID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR0_AC_SSID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR0_AC_SSID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR0_AC_SSID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID28*/
#define CAN_PELI_ACR0_AC_ESID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR0_AC_ESID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR0_AC_ESID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR0_AC_ESID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR0_AC_ESID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR0_AC_ESID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR0_AC_ESID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR0_AC_ESID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID28*/
#define CAN_PELI_ACR0_AC_SDID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR0_AC_SDID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR0_AC_SDID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR0_AC_SDID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR0_AC_SDID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR0_AC_SDID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR0_AC_SDID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR0_AC_SDID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID28*/
#define CAN_PELI_ACR0_AC_EDID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR0_AC_EDID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR0_AC_EDID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR0_AC_EDID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR0_AC_EDID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR0_AC_EDID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR0_AC_EDID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR0_AC_EDID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID28*/
/******************* Bit definition for CAN_PELI_ACR1 register *******************/
#define CAN_PELI_ACR1_AC ((uint16_t)0x00FF)
#define CAN_PELI_ACR1_AC_0 ((uint16_t)0x0001)
#define CAN_PELI_ACR1_AC_1 ((uint16_t)0x0002)
#define CAN_PELI_ACR1_AC_2 ((uint16_t)0x0004)
#define CAN_PELI_ACR1_AC_3 ((uint16_t)0x0008)
#define CAN_PELI_ACR1_AC_4 ((uint16_t)0x0010)
#define CAN_PELI_ACR1_AC_5 ((uint16_t)0x0020)
#define CAN_PELI_ACR1_AC_6 ((uint16_t)0x0040)
#define CAN_PELI_ACR1_AC_7 ((uint16_t)0x0080)
#define CAN_PELI_ACR1_AC_SSRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG RTR*/
#define CAN_PELI_ACR1_AC_SSID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR1_AC_SSID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR1_AC_SSID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID20*/
#define CAN_PELI_ACR1_AC_ESID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID13*/
#define CAN_PELI_ACR1_AC_ESID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID14*/
#define CAN_PELI_ACR1_AC_ESID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID15*/
#define CAN_PELI_ACR1_AC_ESID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID16*/
#define CAN_PELI_ACR1_AC_ESID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID17*/
#define CAN_PELI_ACR1_AC_ESID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR1_AC_ESID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR1_AC_ESID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID20*/
#define CAN_PELI_ACR1_AC_SDDATA0_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 4*/
#define CAN_PELI_ACR1_AC_SDDATA0_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 5*/
#define CAN_PELI_ACR1_AC_SDDATA0_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 6*/
#define CAN_PELI_ACR1_AC_SDDATA0_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 7*/
#define CAN_PELI_ACR1_AC_SDRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG RTR */
#define CAN_PELI_ACR1_AC_SDID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR1_AC_SDID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR1_AC_SDID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID20*/
#define CAN_PELI_ACR1_AC_EDID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID13*/
#define CAN_PELI_ACR1_AC_EDID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID14*/
#define CAN_PELI_ACR1_AC_EDID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID15*/
#define CAN_PELI_ACR1_AC_EDID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID16*/
#define CAN_PELI_ACR1_AC_EDID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID17*/
#define CAN_PELI_ACR1_AC_EDID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR1_AC_EDID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR1_AC_EDID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID20*/
/******************* Bit definition for CAN_PELI_ACR2 register *******************/
#define CAN_PELI_ACR2_AC ((uint16_t)0x00FF)
#define CAN_PELI_ACR2_AC_0 ((uint16_t)0x0001)
#define CAN_PELI_ACR2_AC_1 ((uint16_t)0x0002)
#define CAN_PELI_ACR2_AC_2 ((uint16_t)0x0004)
#define CAN_PELI_ACR2_AC_3 ((uint16_t)0x0008)
#define CAN_PELI_ACR2_AC_4 ((uint16_t)0x0010)
#define CAN_PELI_ACR2_AC_5 ((uint16_t)0x0020)
#define CAN_PELI_ACR2_AC_6 ((uint16_t)0x0040)
#define CAN_PELI_ACR2_AC_7 ((uint16_t)0x0080)
#define CAN_PELI_ACR2_AC_SSDATA0_0 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 0*/
#define CAN_PELI_ACR2_AC_SSDATA0_1 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 1*/
#define CAN_PELI_ACR2_AC_SSDATA0_2 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 2*/
#define CAN_PELI_ACR2_AC_SSDATA0_3 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 3*/
#define CAN_PELI_ACR2_AC_SSDATA0_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 4*/
#define CAN_PELI_ACR2_AC_SSDATA0_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 5*/
#define CAN_PELI_ACR2_AC_SSDATA0_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 6*/
#define CAN_PELI_ACR2_AC_SSDATA0_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 7*/
#define CAN_PELI_ACR2_AC_ESID05 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID05*/
#define CAN_PELI_ACR2_AC_ESID06 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID06*/
#define CAN_PELI_ACR2_AC_ESID07 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID07*/
#define CAN_PELI_ACR2_AC_ESID08 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID08*/
#define CAN_PELI_ACR2_AC_ESID09 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID09*/
#define CAN_PELI_ACR2_AC_ESID10 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID10*/
#define CAN_PELI_ACR2_AC_ESID11 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID11*/
#define CAN_PELI_ACR2_AC_ESID12 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID12*/
#define CAN_PELI_ACR2_AC_SDID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR2_AC_SDID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR2_AC_SDID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR2_AC_SDID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR2_AC_SDID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR2_AC_SDID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR2_AC_SDID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR2_AC_SDID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID28*/
#define CAN_PELI_ACR2_AC_EDID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_ACR2_AC_EDID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_ACR2_AC_EDID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_ACR2_AC_EDID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_ACR2_AC_EDID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_ACR2_AC_EDID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_ACR2_AC_EDID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_ACR2_AC_EDID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID28*/
/******************* Bit definition for CAN_PELI_ACR3 register *******************/
#define CAN_PELI_ACR3_AC ((uint16_t)0x00FF)
#define CAN_PELI_ACR3_AC_0 ((uint16_t)0x0001)
#define CAN_PELI_ACR3_AC_1 ((uint16_t)0x0002)
#define CAN_PELI_ACR3_AC_2 ((uint16_t)0x0004)
#define CAN_PELI_ACR3_AC_3 ((uint16_t)0x0008)
#define CAN_PELI_ACR3_AC_4 ((uint16_t)0x0010)
#define CAN_PELI_ACR3_AC_5 ((uint16_t)0x0020)
#define CAN_PELI_ACR3_AC_6 ((uint16_t)0x0040)
#define CAN_PELI_ACR3_AC_7 ((uint16_t)0x0080)
#define CAN_PELI_ACR3_AC_SSDATA1_0 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 0*/
#define CAN_PELI_ACR3_AC_SSDATA1_1 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 1*/
#define CAN_PELI_ACR3_AC_SSDATA1_2 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 2*/
#define CAN_PELI_ACR3_AC_SSDATA1_3 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 3*/
#define CAN_PELI_ACR3_AC_SSDATA1_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 4*/
#define CAN_PELI_ACR3_AC_SSDATA1_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 5*/
#define CAN_PELI_ACR3_AC_SSDATA1_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 6*/
#define CAN_PELI_ACR3_AC_SSDATA1_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 7*/
#define CAN_PELI_ACR3_AC_ESRTR ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG RTR*/
#define CAN_PELI_ACR3_AC_ESID00 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID00*/
#define CAN_PELI_ACR3_AC_ESID01 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID01*/
#define CAN_PELI_ACR3_AC_ESID02 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID02*/
#define CAN_PELI_ACR3_AC_ESID03 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID03*/
#define CAN_PELI_ACR3_AC_ESID04 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID04*/
#define CAN_PELI_ACR3_AC_SDDATA0_0 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 0*/
#define CAN_PELI_ACR3_AC_SDDATA0_1 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 1*/
#define CAN_PELI_ACR3_AC_SDDATA0_2 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 2*/
#define CAN_PELI_ACR3_AC_SDDATA0_3 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 3*/
#define CAN_PELI_ACR3_AC_SDRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG RTR*/
#define CAN_PELI_ACR3_AC_SDID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR3_AC_SDID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR3_AC_SDID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID20*/
#define CAN_PELI_ACR3_AC_EDID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID13*/
#define CAN_PELI_ACR3_AC_EDID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID14*/
#define CAN_PELI_ACR3_AC_EDID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID15*/
#define CAN_PELI_ACR3_AC_EDID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID16*/
#define CAN_PELI_ACR3_AC_EDID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID17*/
#define CAN_PELI_ACR3_AC_EDID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_ACR3_AC_EDID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_ACR3_AC_EDID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID20*/
/******************* Bit definition for CAN_PELI_AMR0 register *******************/
#define CAN_PELI_AMR0_AM ((uint16_t)0x00FF)
#define CAN_PELI_AMR0_AM_0 ((uint16_t)0x0001)
#define CAN_PELI_AMR0_AM_1 ((uint16_t)0x0002)
#define CAN_PELI_AMR0_AM_2 ((uint16_t)0x0004)
#define CAN_PELI_AMR0_AM_3 ((uint16_t)0x0008)
#define CAN_PELI_AMR0_AM_4 ((uint16_t)0x0010)
#define CAN_PELI_AMR0_AM_5 ((uint16_t)0x0020)
#define CAN_PELI_AMR0_AM_6 ((uint16_t)0x0040)
#define CAN_PELI_AMR0_AM_7 ((uint16_t)0x0080)
#define CAN_PELI_AMR0_AM_SSID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR0_AM_SSID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR0_AM_SSID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR0_AM_SSID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR0_AM_SSID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR0_AM_SSID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR0_AM_SSID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR0_AM_SSID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID28*/
#define CAN_PELI_AMR0_AM_ESID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR0_AM_ESID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR0_AM_ESID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR0_AM_ESID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR0_AM_ESID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR0_AM_ESID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR0_AM_ESID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR0_AM_ESID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID28*/
#define CAN_PELI_AMR0_AM_SDID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR0_AM_SDID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR0_AM_SDID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR0_AM_SDID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR0_AM_SDID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR0_AM_SDID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR0_AM_SDID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR0_AM_SDID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID28*/
#define CAN_PELI_AMR0_AM_EDID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR0_AM_EDID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR0_AM_EDID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR0_AM_EDID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR0_AM_EDID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR0_AM_EDID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR0_AM_EDID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR0_AM_EDID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID28*/
/******************* Bit definition for CAN_PELI_AMR1 register *******************/
#define CAN_PELI_AMR1_AM ((uint16_t)0x00FF)
#define CAN_PELI_AMR1_AM_0 ((uint16_t)0x0001)
#define CAN_PELI_AMR1_AM_1 ((uint16_t)0x0002)
#define CAN_PELI_AMR1_AM_2 ((uint16_t)0x0004)
#define CAN_PELI_AMR1_AM_3 ((uint16_t)0x0008)
#define CAN_PELI_AMR1_AM_4 ((uint16_t)0x0010)
#define CAN_PELI_AMR1_AM_5 ((uint16_t)0x0020)
#define CAN_PELI_AMR1_AM_6 ((uint16_t)0x0040)
#define CAN_PELI_AMR1_AM_7 ((uint16_t)0x0080)
#define CAN_PELI_AMR1_AM_SSRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG RTR*/
#define CAN_PELI_AMR1_AM_SSID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR1_AM_SSID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR1_AM_SSID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG ID20*/
#define CAN_PELI_AMR1_AM_ESID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID13*/
#define CAN_PELI_AMR1_AM_ESID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID14*/
#define CAN_PELI_AMR1_AM_ESID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID15*/
#define CAN_PELI_AMR1_AM_ESID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID16*/
#define CAN_PELI_AMR1_AM_ESID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID17*/
#define CAN_PELI_AMR1_AM_ESID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR1_AM_ESID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR1_AM_ESID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID20*/
#define CAN_PELI_AMR1_AM_SDDATA0_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 4*/
#define CAN_PELI_AMR1_AM_SDDATA0_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 5*/
#define CAN_PELI_AMR1_AM_SDDATA0_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 6*/
#define CAN_PELI_AMR1_AM_SDDATA0_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 7*/
#define CAN_PELI_AMR1_AM_SDRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG RTR */
#define CAN_PELI_AMR1_AM_SDID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR1_AM_SDID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR1_AM_SDID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID20*/
#define CAN_PELI_AMR1_AM_EDID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID13*/
#define CAN_PELI_AMR1_AM_EDID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID14*/
#define CAN_PELI_AMR1_AM_EDID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID15*/
#define CAN_PELI_AMR1_AM_EDID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID16*/
#define CAN_PELI_AMR1_AM_EDID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID17*/
#define CAN_PELI_AMR1_AM_EDID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR1_AM_EDID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR1_AM_EDID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID20*/
/******************* Bit definition for CAN_PELI_AMR2 register *******************/
#define CAN_PELI_AMR2_AM ((uint16_t)0x00FF)
#define CAN_PELI_AMR2_AM_0 ((uint16_t)0x0001)
#define CAN_PELI_AMR2_AM_1 ((uint16_t)0x0002)
#define CAN_PELI_AMR2_AM_2 ((uint16_t)0x0004)
#define CAN_PELI_AMR2_AM_3 ((uint16_t)0x0008)
#define CAN_PELI_AMR2_AM_4 ((uint16_t)0x0010)
#define CAN_PELI_AMR2_AM_5 ((uint16_t)0x0020)
#define CAN_PELI_AMR2_AM_6 ((uint16_t)0x0040)
#define CAN_PELI_AMR2_AM_7 ((uint16_t)0x0080)
#define CAN_PELI_AMR2_AM_SSDATA0_0 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 0*/
#define CAN_PELI_AMR2_AM_SSDATA0_1 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 1*/
#define CAN_PELI_AMR2_AM_SSDATA0_2 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 2*/
#define CAN_PELI_AMR2_AM_SSDATA0_3 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 3*/
#define CAN_PELI_AMR2_AM_SSDATA0_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 4*/
#define CAN_PELI_AMR2_AM_SSDATA0_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 5*/
#define CAN_PELI_AMR2_AM_SSDATA0_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 6*/
#define CAN_PELI_AMR2_AM_SSDATA0_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA0 BIT 7*/
#define CAN_PELI_AMR2_AM_ESID05 ((uint16_t)0x0001) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID05*/
#define CAN_PELI_AMR2_AM_ESID06 ((uint16_t)0x0002) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID06*/
#define CAN_PELI_AMR2_AM_ESID07 ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID07*/
#define CAN_PELI_AMR2_AM_ESID08 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID08*/
#define CAN_PELI_AMR2_AM_ESID09 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID09*/
#define CAN_PELI_AMR2_AM_ESID10 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID10*/
#define CAN_PELI_AMR2_AM_ESID11 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID11*/
#define CAN_PELI_AMR2_AM_ESID12 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID12*/
#define CAN_PELI_AMR2_AM_SDID21 ((uint16_t)0x0001) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR2_AM_SDID22 ((uint16_t)0x0002) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR2_AM_SDID23 ((uint16_t)0x0004) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR2_AM_SDID24 ((uint16_t)0x0008) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR2_AM_SDID25 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR2_AM_SDID26 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR2_AM_SDID27 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR2_AM_SDID28 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID28*/
#define CAN_PELI_AMR2_AM_EDID21 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID21*/
#define CAN_PELI_AMR2_AM_EDID22 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID22*/
#define CAN_PELI_AMR2_AM_EDID23 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID23*/
#define CAN_PELI_AMR2_AM_EDID24 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID24*/
#define CAN_PELI_AMR2_AM_EDID25 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID25*/
#define CAN_PELI_AMR2_AM_EDID26 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID26*/
#define CAN_PELI_AMR2_AM_EDID27 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID27*/
#define CAN_PELI_AMR2_AM_EDID28 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID28*/
/******************* Bit definition for CAN_PELI_AMR3 register *******************/
#define CAN_PELI_AMR3_AM ((uint16_t)0x00FF)
#define CAN_PELI_AMR3_AM_0 ((uint16_t)0x0001)
#define CAN_PELI_AMR3_AM_1 ((uint16_t)0x0002)
#define CAN_PELI_AMR3_AM_2 ((uint16_t)0x0004)
#define CAN_PELI_AMR3_AM_3 ((uint16_t)0x0008)
#define CAN_PELI_AMR3_AM_4 ((uint16_t)0x0010)
#define CAN_PELI_AMR3_AM_5 ((uint16_t)0x0020)
#define CAN_PELI_AMR3_AM_6 ((uint16_t)0x0040)
#define CAN_PELI_AMR3_AM_7 ((uint16_t)0x0080)
#define CAN_PELI_AMR3_AM_SSDATA1_0 ((uint16_t)0x0001) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 0*/
#define CAN_PELI_AMR3_AM_SSDATA1_1 ((uint16_t)0x0002) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 1*/
#define CAN_PELI_AMR3_AM_SSDATA1_2 ((uint16_t)0x0004) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 2*/
#define CAN_PELI_AMR3_AM_SSDATA1_3 ((uint16_t)0x0008) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 3*/
#define CAN_PELI_AMR3_AM_SSDATA1_4 ((uint16_t)0x0010) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 4*/
#define CAN_PELI_AMR3_AM_SSDATA1_5 ((uint16_t)0x0020) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 5*/
#define CAN_PELI_AMR3_AM_SSDATA1_6 ((uint16_t)0x0040) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 6*/
#define CAN_PELI_AMR3_AM_SSDATA1_7 ((uint16_t)0x0080) /*FOR STANDARD FRAME SINGLE FILTER,CONFIG DATA1 BIT 7*/
#define CAN_PELI_AMR3_AM_ESRTR ((uint16_t)0x0004) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG RTR*/
#define CAN_PELI_AMR3_AM_ESID00 ((uint16_t)0x0008) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID00*/
#define CAN_PELI_AMR3_AM_ESID01 ((uint16_t)0x0010) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID01*/
#define CAN_PELI_AMR3_AM_ESID02 ((uint16_t)0x0020) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID02*/
#define CAN_PELI_AMR3_AM_ESID03 ((uint16_t)0x0040) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID03*/
#define CAN_PELI_AMR3_AM_ESID04 ((uint16_t)0x0080) /*FOR EXTENDED FRAME SINGLE FILTER,CONFIG ID04*/
#define CAN_PELI_AMR3_AM_SDDATA0_0 ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 0*/
#define CAN_PELI_AMR3_AM_SDDATA0_1 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 1*/
#define CAN_PELI_AMR3_AM_SDDATA0_2 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 2*/
#define CAN_PELI_AMR3_AM_SDDATA0_3 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG DATA0 BIT 3*/
#define CAN_PELI_AMR3_AM_SDRTR ((uint16_t)0x0010) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG RTR*/
#define CAN_PELI_AMR3_AM_SDID18 ((uint16_t)0x0020) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR3_AM_SDID19 ((uint16_t)0x0040) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR3_AM_SDID20 ((uint16_t)0x0080) /*FOR STANDARD FRAME DOUBLE FILTER,CONFIG ID20*/
#define CAN_PELI_AMR3_AM_EDID13 ((uint16_t)0x0001) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID13*/
#define CAN_PELI_AMR3_AM_EDID14 ((uint16_t)0x0002) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID14*/
#define CAN_PELI_AMR3_AM_EDID15 ((uint16_t)0x0004) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID15*/
#define CAN_PELI_AMR3_AM_EDID16 ((uint16_t)0x0008) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID16*/
#define CAN_PELI_AMR3_AM_EDID17 ((uint16_t)0x0010) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID17*/
#define CAN_PELI_AMR3_AM_EDID18 ((uint16_t)0x0020) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID18*/
#define CAN_PELI_AMR3_AM_EDID19 ((uint16_t)0x0040) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID19*/
#define CAN_PELI_AMR3_AM_EDID20 ((uint16_t)0x0080) /*FOR EXTENDED FRAME DOUBLE FILTER,CONFIG ID20*/
/******************* Bit definition for CAN_PELI_CDR register *******************/
#define CAN_PELI_CDR_MODE ((uint16_t)0x0080)
/**
* @}
*/
/**
* @}
*/
#ifdef USE_STDPERIPH_DRIVER
#include "HAL_conf.h"
#endif
/** @addtogroup Exported_macro
* @{
*/
#define SET_BIT(REG, BIT) ((REG) |= (BIT))
#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
#define READ_BIT(REG, BIT) ((REG) & (BIT))
#define CLEAR_REG(REG) ((REG) = (0x0))
#define WRITE_REG(REG, VAL) ((REG) = (VAL))
#define READ_REG(REG) ((REG))
#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~CLEARMASK)) | (SETMASK)))
/* Exported macro ------------------------------------------------------------*/
#ifdef USE_FULL_ASSERT
/**
* @brief The assert_param macro is used for function's parameters check.
* @param expr: If expr is false, it calls assert_failed function
* which reports the name of the source file and the source
* line number of the call that failed.
* If expr is true, it returns no value.
* @retval : None
*/
#define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
/* Exported functions ------------------------------------------------------- */
void assert_failed(uint8_t* file, uint32_t line);
#else
#define assert_param(expr) ((void)0)
#endif /* USE_FULL_ASSERT */
/**
* @}
*/
#endif /* __MM32L0xx_H */
/**
* @}
*/
/**
* @}
*/
/*-------------------------(C) COPYRIGHT 2017 MindMotion ----------------------*/
View Git Blame Copy Permalink