110 lines
3.5 KiB
Plaintext
110 lines
3.5 KiB
Plaintext
#!armclang --target=arm-arm-none-eabi -mcpu=cortex-m4 -E -x c
|
|
/*
|
|
** ###################################################################
|
|
** Processors: MIMXRT1176AVM8A_cm4
|
|
** MIMXRT1176CVM8A_cm4
|
|
** MIMXRT1176DVMAA_cm4
|
|
**
|
|
** Compiler: Keil ARM C/C++ Compiler
|
|
** Reference manual: IMXRT1170RM, Rev 1, 02/2021
|
|
** Version: rev. 1.0, 2020-12-29
|
|
** Build: b210709
|
|
**
|
|
** Abstract:
|
|
** Linker file for the Keil ARM C/C++ Compiler
|
|
**
|
|
** Copyright 2016 Freescale Semiconductor, Inc.
|
|
** Copyright 2016-2021 NXP
|
|
** All rights reserved.
|
|
**
|
|
** SPDX-License-Identifier: BSD-3-Clause
|
|
**
|
|
** http: www.nxp.com
|
|
** mail: support@nxp.com
|
|
**
|
|
** ###################################################################
|
|
*/
|
|
|
|
#define m_interrupts_start 0x1FFE0000
|
|
#define m_interrupts_size 0x00000400
|
|
|
|
#define m_text_start 0x1FFE0400
|
|
#define m_text_size 0x0001FC00
|
|
|
|
#define m_data_start 0x20000000
|
|
#define m_data_size 0x00020000
|
|
|
|
#define m_ncache_start 0x20280000
|
|
#define m_ncache_size 0x00040000
|
|
|
|
#define m_data2_start 0x20240000
|
|
#define m_data2_size 0x00040000
|
|
|
|
#if (defined(__use_shmem__))
|
|
#define m_rpmsg_sh_mem_start 0x202C0000
|
|
#define m_rpmsg_sh_mem_size 0x00002000
|
|
#endif
|
|
|
|
/* Sizes */
|
|
#if (defined(__stack_size__))
|
|
#define Stack_Size __stack_size__
|
|
#else
|
|
#define Stack_Size 0x0400
|
|
#endif
|
|
|
|
#if (defined(__heap_size__))
|
|
#define Heap_Size __heap_size__
|
|
#else
|
|
#define Heap_Size 0x0400
|
|
#endif
|
|
|
|
LR_m_text m_interrupts_start m_text_start+m_text_size-m_interrupts_start { ; load region size_region
|
|
VECTOR_ROM m_interrupts_start FIXED m_interrupts_size { ; load address = execution address
|
|
* (.isr_vector,+FIRST)
|
|
}
|
|
ER_m_text m_text_start FIXED m_text_size { ; load address = execution address
|
|
* (InRoot$$Sections)
|
|
* (CodeQuickAccess)
|
|
.ANY (+RO)
|
|
}
|
|
VECTOR_RAM m_interrupts_start EMPTY 0 {
|
|
}
|
|
#if (defined(__heap_noncacheable__))
|
|
RW_m_data m_data_start m_data_size-Stack_Size { ; RW data
|
|
#else
|
|
RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
|
|
#endif
|
|
.ANY (+RW +ZI)
|
|
* (DataQuickAccess)
|
|
}
|
|
#if (!defined(__heap_noncacheable__))
|
|
ARM_LIB_HEAP +0 EMPTY Heap_Size { ; Heap region growing up
|
|
}
|
|
#endif
|
|
ARM_LIB_STACK m_data_start+m_data_size EMPTY -Stack_Size { ; Stack region growing down
|
|
}
|
|
#if (defined(__heap_noncacheable__))
|
|
RW_m_ncache m_ncache_start m_ncache_size - Heap_Size { ; ncache data
|
|
#else
|
|
RW_m_ncache m_ncache_start m_ncache_size { ; ncache data
|
|
#endif
|
|
* (NonCacheable.init)
|
|
* (*NonCacheable)
|
|
}
|
|
#if (defined(__heap_noncacheable__))
|
|
ARM_LIB_HEAP +0 EMPTY Heap_Size { ; Heap region growing up
|
|
}
|
|
RW_m_ncache_unused +0 EMPTY m_ncache_size-ImageLength(RW_m_ncache)-Heap_Size { ; Empty region added for MPU configuration
|
|
#else
|
|
RW_m_ncache_unused +0 EMPTY m_ncache_size-ImageLength(RW_m_ncache) { ; Empty region added for MPU configuration
|
|
#endif
|
|
}
|
|
#if (defined(__use_shmem__))
|
|
RPMSG_SH_MEM m_rpmsg_sh_mem_start UNINIT m_rpmsg_sh_mem_size { ; Shared memory used by RPMSG
|
|
* (rpmsg_sh_mem_section)
|
|
}
|
|
RPMSG_SH_MEM_unused +0 EMPTY m_rpmsg_sh_mem_size-ImageLength(RPMSG_SH_MEM) { ; Empty region added for MPU configuration
|
|
}
|
|
#endif
|
|
}
|