246 lines
11 KiB
C
246 lines
11 KiB
C
//*****************************************************************************
|
|
//
|
|
// hw_hibernate.h - Defines and Macros for the Hibernation module.
|
|
//
|
|
// Copyright (c) 2007-2009 Luminary Micro, Inc. All rights reserved.
|
|
// Software License Agreement
|
|
//
|
|
// Luminary Micro, Inc. (LMI) is supplying this software for use solely and
|
|
// exclusively on LMI's microcontroller products.
|
|
//
|
|
// The software is owned by LMI and/or its suppliers, and is protected under
|
|
// applicable copyright laws. All rights are reserved. You may not combine
|
|
// this software with "viral" open-source software in order to form a larger
|
|
// program. Any use in violation of the foregoing restrictions may subject
|
|
// the user to criminal sanctions under applicable laws, as well as to civil
|
|
// liability for the breach of the terms and conditions of this license.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
|
// OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
|
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
|
// LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
|
// CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
|
//
|
|
// This is part of revision 4694 of the Stellaris Firmware Development Package.
|
|
//
|
|
//*****************************************************************************
|
|
|
|
#ifndef __HW_HIBERNATE_H__
|
|
#define __HW_HIBERNATE_H__
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the Hibernation module register addresses.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCC 0x400FC000 // Hibernate RTC counter
|
|
#define HIB_RTCM0 0x400FC004 // Hibernate RTC match 0
|
|
#define HIB_RTCM1 0x400FC008 // Hibernate RTC match 1
|
|
#define HIB_RTCLD 0x400FC00C // Hibernate RTC load
|
|
#define HIB_CTL 0x400FC010 // Hibernate RTC control
|
|
#define HIB_IM 0x400FC014 // Hibernate interrupt mask
|
|
#define HIB_RIS 0x400FC018 // Hibernate raw interrupt status
|
|
#define HIB_MIS 0x400FC01C // Hibernate masked interrupt stat
|
|
#define HIB_IC 0x400FC020 // Hibernate interrupt clear
|
|
#define HIB_RTCT 0x400FC024 // Hibernate RTC trim
|
|
#define HIB_DATA 0x400FC030 // Hibernate data area
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate RTC counter
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCC_M 0xFFFFFFFF // RTC Counter.
|
|
#define HIB_RTCC_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate RTC match 0
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCM0_M 0xFFFFFFFF // RTC Match 0.
|
|
#define HIB_RTCM0_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate RTC match 1
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCM1_M 0xFFFFFFFF // RTC Match 1.
|
|
#define HIB_RTCM1_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate RTC load
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCLD_M 0xFFFFFFFF // RTC Load.
|
|
#define HIB_RTCLD_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate control
|
|
// register
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_CTL_WRC 0x80000000 // Write Complete/Capable.
|
|
#define HIB_CTL_VDD3ON 0x00000100 // VDD Powered.
|
|
#define HIB_CTL_VABORT 0x00000080 // low bat abort
|
|
#define HIB_CTL_CLK32EN 0x00000040 // enable clock/oscillator
|
|
#define HIB_CTL_LOWBATEN 0x00000020 // enable low battery detect
|
|
#define HIB_CTL_PINWEN 0x00000010 // enable wake on WAKE pin
|
|
#define HIB_CTL_RTCWEN 0x00000008 // enable wake on RTC match
|
|
#define HIB_CTL_CLKSEL 0x00000004 // clock input selection
|
|
#define HIB_CTL_HIBREQ 0x00000002 // request hibernation
|
|
#define HIB_CTL_RTCEN 0x00000001 // RTC enable
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate interrupt mask
|
|
// reg.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_IM_EXTW 0x00000008 // wake from external pin interrupt
|
|
#define HIB_IM_LOWBAT 0x00000004 // low battery interrupt
|
|
#define HIB_IM_RTCALT1 0x00000002 // RTC match 1 interrupt
|
|
#define HIB_IM_RTCALT0 0x00000001 // RTC match 0 interrupt
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate raw interrupt
|
|
// status.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RIS_EXTW 0x00000008 // wake from external pin interrupt
|
|
#define HIB_RIS_LOWBAT 0x00000004 // low battery interrupt
|
|
#define HIB_RIS_RTCALT1 0x00000002 // RTC match 1 interrupt
|
|
#define HIB_RIS_RTCALT0 0x00000001 // RTC Alert0 Raw Interrupt Status.
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate masked int
|
|
// status.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_MIS_EXTW 0x00000008 // wake from external pin interrupt
|
|
#define HIB_MIS_LOWBAT 0x00000004 // low battery interrupt
|
|
#define HIB_MIS_RTCALT1 0x00000002 // RTC match 1 interrupt
|
|
#define HIB_MIS_RTCALT0 0x00000001 // RTC Alert0 Masked Interrupt
|
|
// Status.
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate interrupt
|
|
// clear reg.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_IC_EXTW 0x00000008 // wake from external pin interrupt
|
|
#define HIB_IC_LOWBAT 0x00000004 // low battery interrupt
|
|
#define HIB_IC_RTCALT1 0x00000002 // RTC match 1 interrupt
|
|
#define HIB_IC_RTCALT0 0x00000001 // RTC match 0 interrupt
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate RTC trim
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCT_TRIM_M 0x0000FFFF // RTC Trim Value.
|
|
#define HIB_RTCT_TRIM_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the Hibernate data register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_DATA_RTD_M 0xFFFFFFFF // Hibernation Module NV
|
|
// Registers[63:0].
|
|
#define HIB_DATA_RTD_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following definitions are deprecated.
|
|
//
|
|
//*****************************************************************************
|
|
#ifndef DEPRECATED
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the Hibernation module register
|
|
// addresses.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_DATA_END 0x400FC130 // end of data area, exclusive
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate RTC
|
|
// counter register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCC_MASK 0xFFFFFFFF // RTC counter mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate RTC
|
|
// match 0 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCM0_MASK 0xFFFFFFFF // RTC match 0 mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate RTC
|
|
// match 1 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCM1_MASK 0xFFFFFFFF // RTC match 1 mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate RTC
|
|
// load register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCLD_MASK 0xFFFFFFFF // RTC load mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate raw
|
|
// interrupt status.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RID_RTCALT0 0x00000001 // RTC match 0 interrupt
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate
|
|
// masked int status.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_MID_RTCALT0 0x00000001 // RTC match 0 interrupt
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate RTC
|
|
// trim register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_RTCT_MASK 0x0000FFFF // RTC trim mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the Hibernate
|
|
// data register.
|
|
//
|
|
//*****************************************************************************
|
|
#define HIB_DATA_MASK 0xFFFFFFFF // NV memory data mask
|
|
|
|
#endif
|
|
|
|
#endif // __HW_HIBERNATE_H__
|