377 lines
27 KiB
XML
377 lines
27 KiB
XML
<?xml version="1.0" encoding= "UTF-8" ?>
|
||
<configuration name="IMXRT1064-HW" version="1.5" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5 http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5.xsd" uuid="789fd1d3-821c-40a6-b04d-44ccc5a5d158" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
|
||
<common>
|
||
<processor>MIMXRT1064xxxxA</processor>
|
||
<package>MIMXRT1064DVL6A</package>
|
||
<board></board>
|
||
<board_revision>A</board_revision>
|
||
<mcu_data>ksdk2_0</mcu_data>
|
||
<cores selected="core0">
|
||
<core name="Cortex-M7F" id="core0" description="M7 core"/>
|
||
</cores>
|
||
<description></description>
|
||
</common>
|
||
<preferences>
|
||
<validate_boot_init_only>false</validate_boot_init_only>
|
||
<generate_extended_information>false</generate_extended_information>
|
||
</preferences>
|
||
<tools>
|
||
<pins name="Pins" version="5.0" enabled="true" update_project_code="true">
|
||
<pins_profile>
|
||
<processor_version>5.0.1</processor_version>
|
||
<power_domains/>
|
||
<pin_labels>
|
||
<pin_label pin_num="G11" pin_signal="GPIO_AD_B0_03" label="BSP_BEEP"/>
|
||
<pin_label pin_num="L13" pin_signal="GPIO_AD_B1_10" label="BSP_RS485_RE" identifier="CSI_D7"/>
|
||
<pin_label pin_num="J13" pin_signal="GPIO_AD_B1_11" label="BSP_DS18B20" identifier="CSI_D6"/>
|
||
<pin_label pin_num="K12" pin_signal="GPIO_AD_B1_05" label="BSP_AP3216C_INT" identifier="CSI_MCLK"/>
|
||
<pin_label pin_num="A11" pin_signal="GPIO_B1_00" label="HEART_LED" identifier="HEART_LED"/>
|
||
<pin_label pin_num="K11" pin_signal="GPIO_AD_B1_01" label="TJA1043_STB" identifier="TJA1043_STB"/>
|
||
<pin_label pin_num="L12" pin_signal="GPIO_AD_B1_04" label="TJA1043_EN" identifier="TJA1043_EN"/>
|
||
<pin_label pin_num="B11" pin_signal="GPIO_B1_01" label="TJA1043_WAKE" identifier="TJA1043_WAKE"/>
|
||
<pin_label pin_num="A12" pin_signal="GPIO_B1_08" label="MCU_PMIC_EN" identifier="SOC_POWER;MCU_PMIC_EN"/>
|
||
<pin_label pin_num="D11" pin_signal="GPIO_B1_03" label="RSTBTN_N" identifier="SOC_RSTBTN_N;RSTBTN_N"/>
|
||
</pin_labels>
|
||
</pins_profile>
|
||
<functions_list>
|
||
<function name="BOARD_InitPins">
|
||
<description>Configures pin routing and optionally pin electrical features.</description>
|
||
<options>
|
||
<callFromInitBoot>false</callFromInitBoot>
|
||
<coreID>core0</coreID>
|
||
<enableClock>true</enableClock>
|
||
</options>
|
||
<dependencies>
|
||
<dependency resourceType="Peripheral" resourceId="LPUART1" description="Peripheral LPUART1 is not initialized" problem_level="1" source="Pins:BOARD_InitPins">
|
||
<feature name="initialized" evaluation="equal">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
|
||
<feature name="enabled" evaluation="equal" configuration="core0">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="SWComponent" resourceId="platform.drivers.iomuxc" description="Pins initialization requires the IOMUXC Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
|
||
<feature name="enabled" evaluation="equal" configuration="core0">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
</dependencies>
|
||
<pins>
|
||
<pin peripheral="LPUART1" signal="RX" pin_num="L14" pin_signal="GPIO_AD_B0_13"/>
|
||
<pin peripheral="LPUART1" signal="TX" pin_num="K14" pin_signal="GPIO_AD_B0_12"/>
|
||
<pin peripheral="GPIO1" signal="gpio_io, 09" pin_num="F14" pin_signal="GPIO_AD_B0_09"/>
|
||
</pins>
|
||
</function>
|
||
</functions_list>
|
||
</pins>
|
||
<clocks name="Clocks" version="5.0" enabled="true" update_project_code="true">
|
||
<clocks_profile>
|
||
<processor_version>5.0.1</processor_version>
|
||
</clocks_profile>
|
||
<clock_configurations>
|
||
<clock_configuration name="BOARD_BootClockRUN">
|
||
<description></description>
|
||
<options/>
|
||
<dependencies>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="'RTC_XTALI' (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="routed" evaluation="">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtali" description="'RTC_XTALI' (Pins tool id: XTALOSC24M.rtc_xtali, Clocks tool id: XTALOSC24M.RTC_XTALI) needs to have 'INPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="direction" evaluation="">
|
||
<data>INPUT</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="'RTC_XTALO' (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="routed" evaluation="">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.rtc_xtalo" description="'RTC_XTALO' (Pins tool id: XTALOSC24M.rtc_xtalo, Clocks tool id: XTALOSC24M.RTC_XTALO) needs to have 'OUTPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="direction" evaluation="">
|
||
<data>OUTPUT</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="'XTALI' (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="routed" evaluation="">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtali" description="'XTALI' (Pins tool id: XTALOSC24M.xtali, Clocks tool id: XTALOSC24M.XTALI) needs to have 'INPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="direction" evaluation="">
|
||
<data>INPUT</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="'XTALO' (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="routed" evaluation="">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PinSignal" resourceId="XTALOSC24M.xtalo" description="'XTALO' (Pins tool id: XTALOSC24M.xtalo, Clocks tool id: XTALOSC24M.XTALO) needs to have 'OUTPUT' direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="direction" evaluation="">
|
||
<data>OUTPUT</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Clocks initialization requires the COMMON Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
|
||
<feature name="enabled" evaluation="equal" configuration="core0">
|
||
<data>true</data>
|
||
</feature>
|
||
</dependency>
|
||
</dependencies>
|
||
<clock_sources>
|
||
<clock_source id="XTALOSC24M.OSC.outFreq" value="24 MHz" locked="false" enabled="true"/>
|
||
<clock_source id="XTALOSC24M.RTC_OSC.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
|
||
</clock_sources>
|
||
<clock_outputs>
|
||
<clock_output id="AHB_CLK_ROOT.outFreq" value="600 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="CAN_CLK_ROOT.outFreq" value="40 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="CKIL_SYNC_CLK_ROOT.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
|
||
<clock_output id="CLK_1M.outFreq" value="1 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="CLK_24M.outFreq" value="24 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="CSI_CLK_ROOT.outFreq" value="12 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="ENET1_TX_CLK.outFreq" value="2.4 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="ENET2_125M_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="ENET2_TX_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="ENET_125M_CLK.outFreq" value="2.4 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="ENET_25M_REF_CLK.outFreq" value="1.2 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="FLEXIO1_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="FLEXIO2_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="FLEXSPI2_CLK_ROOT.outFreq" value="264 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="FLEXSPI_CLK_ROOT.outFreq" value="2880/11 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="GPT1_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="GPT2_ipg_clk_highfreq.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="IPG_CLK_ROOT.outFreq" value="150 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="LCDIF_CLK_ROOT.outFreq" value="67.5/7 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="LPI2C_CLK_ROOT.outFreq" value="60 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="LPSPI_CLK_ROOT.outFreq" value="105.6 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="LVDS1_CLK.outFreq" value="1.2 GHz" locked="false" accuracy=""/>
|
||
<clock_output id="MQS_MCLK.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="PERCLK_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="PLL7_MAIN_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI1_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI1_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI1_MCLK2.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI1_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI2_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI2_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI2_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI3_CLK_ROOT.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI3_MCLK1.outFreq" value="1080/17 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SAI3_MCLK3.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SEMC_CLK_ROOT.outFreq" value="75 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="SPDIF0_CLK_ROOT.outFreq" value="30 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="TRACE_CLK_ROOT.outFreq" value="352/3 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="UART_CLK_ROOT.outFreq" value="80 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="USDHC1_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
|
||
<clock_output id="USDHC2_CLK_ROOT.outFreq" value="198 MHz" locked="false" accuracy=""/>
|
||
</clock_outputs>
|
||
<clock_settings>
|
||
<setting id="CCM.AHB_PODF.scale" value="1" locked="true"/>
|
||
<setting id="CCM.ARM_PODF.scale" value="2" locked="true"/>
|
||
<setting id="CCM.FLEXSPI_PODF.scale" value="1" locked="true"/>
|
||
<setting id="CCM.FLEXSPI_SEL.sel" value="CCM_ANALOG.PLL3_PFD0_CLK" locked="false"/>
|
||
<setting id="CCM.LCDIF_PODF.scale" value="8" locked="true"/>
|
||
<setting id="CCM.LCDIF_PRED.scale" value="7" locked="true"/>
|
||
<setting id="CCM.LPSPI_PODF.scale" value="5" locked="true"/>
|
||
<setting id="CCM.PERCLK_PODF.scale" value="2" locked="true"/>
|
||
<setting id="CCM.SEMC_PODF.scale" value="8" locked="false"/>
|
||
<setting id="CCM.TRACE_PODF.scale" value="3" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL1_BYPASS.sel" value="CCM_ANALOG.PLL1" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL1_PREDIV.scale" value="1" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL1_VDIV.scale" value="50" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL2.denom" value="1" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL2.num" value="0" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL2_BYPASS.sel" value="CCM_ANALOG.PLL2_OUT_CLK" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL2_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD0" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL2_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD1" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL2_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD2" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL2_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL2_PFD3" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL3_BYPASS.sel" value="CCM_ANALOG.PLL3" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD0_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD0" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD0_DIV.scale" value="33" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD0_MUL.scale" value="18" locked="true"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD1_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD1" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD2_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD2" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL3_PFD3_BYPASS.sel" value="CCM_ANALOG.PLL3_PFD3" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL4.denom" value="50" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL4.div" value="47" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL5.denom" value="1" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL5.div" value="40" locked="false"/>
|
||
<setting id="CCM_ANALOG.PLL5.num" value="0" locked="false"/>
|
||
<setting id="CCM_ANALOG_PLL_ENET_POWERDOWN_CFG" value="Yes" locked="false"/>
|
||
<setting id="CCM_ANALOG_PLL_USB1_POWER_CFG" value="Yes" locked="false"/>
|
||
</clock_settings>
|
||
<called_from_default_init>true</called_from_default_init>
|
||
</clock_configuration>
|
||
</clock_configurations>
|
||
</clocks>
|
||
<periphs name="Peripherals" version="5.0" enabled="true" update_project_code="true">
|
||
<dependencies>
|
||
<dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart" description="在工具链/IDE工程中未发现LPUART Driver。" problem_level="2" source="Peripherals">
|
||
<feature name="enabled" evaluation="equal">
|
||
<data type="Boolean">true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart" description="工具链/IDE工程中LPUART Driver不被支持的版本。需要：${required_value}，实际：${actual_value}。" problem_level="1" source="Peripherals">
|
||
<feature name="version" evaluation="equivalent">
|
||
<data type="Version">2.2.4</data>
|
||
</feature>
|
||
</dependency>
|
||
</dependencies>
|
||
<peripherals_profile>
|
||
<processor_version>5.0.1</processor_version>
|
||
</peripherals_profile>
|
||
<functional_groups>
|
||
<functional_group name="BOARD_InitPeripherals" uuid="a7525270-2da6-4556-8d91-4ab9d0edc0e2" called_from_default_init="true" id_prefix="" core="core0">
|
||
<description></description>
|
||
<options/>
|
||
<dependencies>
|
||
<dependency resourceType="ClockOutput" resourceId="UART_CLK_ROOT" description="UART_CLK_ROOT is inactive." problem_level="2" source="Peripherals:BOARD_InitPeripherals">
|
||
<feature name="frequency" evaluation="greaterThan">
|
||
<data type="Frequency" unit="Hz">0</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PeripheralUnifiedSignal" resourceId="LPUART1.uart_tx" description="Signal TX of the peripheral LPUART1 is not routed." problem_level="1" source="Peripherals:BOARD_InitPeripherals">
|
||
<feature name="routed" evaluation="equal">
|
||
<data type="Boolean">true</data>
|
||
</feature>
|
||
</dependency>
|
||
<dependency resourceType="PeripheralUnifiedSignal" resourceId="LPUART1.uart_rx" description="Signal RX of the peripheral LPUART1 is not routed." problem_level="1" source="Peripherals:BOARD_InitPeripherals">
|
||
<feature name="routed" evaluation="equal">
|
||
<data type="Boolean">true</data>
|
||
</feature>
|
||
</dependency>
|
||
</dependencies>
|
||
<instances>
|
||
<instance name="LPUART_1" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART1" enabled="true">
|
||
<config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
|
||
<struct name="lpuartConfig">
|
||
<setting name="clockSource" value="LpuartClock"/>
|
||
<setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
|
||
<setting name="baudRate_Bps" value="115200"/>
|
||
<setting name="parityMode" value="kLPUART_ParityDisabled"/>
|
||
<setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
|
||
<setting name="isMsb" value="false"/>
|
||
<setting name="stopBitCount" value="kLPUART_OneStopBit"/>
|
||
<setting name="txFifoWatermark" value="0"/>
|
||
<setting name="rxFifoWatermark" value="1"/>
|
||
<setting name="enableRxRTS" value="false"/>
|
||
<setting name="enableTxCTS" value="false"/>
|
||
<setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
|
||
<setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
|
||
<setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
|
||
<setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
|
||
<setting name="enableTx" value="true"/>
|
||
<setting name="enableRx" value="true"/>
|
||
</struct>
|
||
</config_set>
|
||
</instance>
|
||
<instance name="LPI2C_1" type="lpi2c" type_id="lpi2c_db68d4f4f06a22e25ab51fe9bd6db4d2" mode="master" peripheral="LPI2C1" enabled="false">
|
||
<config_set name="main" quick_selection="qs_interrupt">
|
||
<setting name="clockSource" value="Lpi2cClock"/>
|
||
<setting name="clockSourceFreq" value="BOARD_BootClockRUN"/>
|
||
<struct name="interrupt">
|
||
<setting name="IRQn" value="LPI2C1_IRQn"/>
|
||
<setting name="enable_priority" value="false"/>
|
||
<setting name="enable_custom_name" value="false"/>
|
||
</struct>
|
||
</config_set>
|
||
<config_set name="master" quick_selection="qs_master_transfer">
|
||
<setting name="mode" value="transfer"/>
|
||
<struct name="config">
|
||
<setting name="enableMaster" value="true"/>
|
||
<setting name="enableDoze" value="true"/>
|
||
<setting name="debugEnable" value="false"/>
|
||
<setting name="ignoreAck" value="false"/>
|
||
<setting name="pinConfig" value="kLPI2C_2PinOpenDrain"/>
|
||
<setting name="baudRate_Hz" value="100000"/>
|
||
<setting name="busIdleTimeout_ns" value="0"/>
|
||
<setting name="pinLowTimeout_ns" value="0"/>
|
||
<setting name="sdaGlitchFilterWidth_ns" value="0"/>
|
||
<setting name="sclGlitchFilterWidth_ns" value="0"/>
|
||
<struct name="hostRequest">
|
||
<setting name="enable" value="false"/>
|
||
<setting name="source" value="kLPI2C_HostRequestExternalPin"/>
|
||
<setting name="polarity" value="kLPI2C_HostRequestPinActiveHigh"/>
|
||
</struct>
|
||
</struct>
|
||
<struct name="transfer">
|
||
<setting name="blocking" value="false"/>
|
||
<set name="flags">
|
||
<selected/>
|
||
</set>
|
||
<setting name="slaveAddress" value="0"/>
|
||
<setting name="direction" value="kLPI2C_Write"/>
|
||
<setting name="subaddress" value="0"/>
|
||
<setting name="subaddressSize" value="1"/>
|
||
<setting name="dataSize" value="1"/>
|
||
<struct name="callback">
|
||
<setting name="name" value=""/>
|
||
<setting name="userData" value=""/>
|
||
</struct>
|
||
</struct>
|
||
</config_set>
|
||
</instance>
|
||
<instance name="LPUART_2" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART2" enabled="false">
|
||
<config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
|
||
<struct name="lpuartConfig">
|
||
<setting name="clockSource" value="LpuartClock"/>
|
||
<setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
|
||
<setting name="baudRate_Bps" value="115200"/>
|
||
<setting name="parityMode" value="kLPUART_ParityDisabled"/>
|
||
<setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
|
||
<setting name="isMsb" value="false"/>
|
||
<setting name="stopBitCount" value="kLPUART_OneStopBit"/>
|
||
<setting name="txFifoWatermark" value="0"/>
|
||
<setting name="rxFifoWatermark" value="1"/>
|
||
<setting name="enableRxRTS" value="false"/>
|
||
<setting name="enableTxCTS" value="false"/>
|
||
<setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
|
||
<setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
|
||
<setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
|
||
<setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
|
||
<setting name="enableTx" value="true"/>
|
||
<setting name="enableRx" value="true"/>
|
||
</struct>
|
||
</config_set>
|
||
</instance>
|
||
<instance name="LPUART_3" type="lpuart" type_id="lpuart_bebe3e12b6ec22bbd14199038f2bf459" mode="polling" peripheral="LPUART5" enabled="false">
|
||
<config_set name="lpuartConfig_t" quick_selection="QuickSelection1">
|
||
<struct name="lpuartConfig">
|
||
<setting name="clockSource" value="LpuartClock"/>
|
||
<setting name="lpuartSrcClkFreq" value="BOARD_BootClockRUN"/>
|
||
<setting name="baudRate_Bps" value="115200"/>
|
||
<setting name="parityMode" value="kLPUART_ParityDisabled"/>
|
||
<setting name="dataBitsCount" value="kLPUART_EightDataBits"/>
|
||
<setting name="isMsb" value="false"/>
|
||
<setting name="stopBitCount" value="kLPUART_OneStopBit"/>
|
||
<setting name="txFifoWatermark" value="0"/>
|
||
<setting name="rxFifoWatermark" value="1"/>
|
||
<setting name="enableRxRTS" value="false"/>
|
||
<setting name="enableTxCTS" value="false"/>
|
||
<setting name="txCtsSource" value="kLPUART_CtsSourcePin"/>
|
||
<setting name="txCtsConfig" value="kLPUART_CtsSampleAtStart"/>
|
||
<setting name="rxIdleType" value="kLPUART_IdleTypeStartBit"/>
|
||
<setting name="rxIdleConfig" value="kLPUART_IdleCharacter1"/>
|
||
<setting name="enableTx" value="true"/>
|
||
<setting name="enableRx" value="true"/>
|
||
</struct>
|
||
</config_set>
|
||
</instance>
|
||
</instances>
|
||
</functional_group>
|
||
</functional_groups>
|
||
<components>
|
||
<component name="system" type_id="system_54b53072540eeeb8f8e9343e71f28176">
|
||
<config_set_global name="global_system_definitions"/>
|
||
</component>
|
||
</components>
|
||
</periphs>
|
||
<common name="common" version="1.0" enabled="true" update_project_code="true">
|
||
<core name="core0" role="primary" project_name="Project"/>
|
||
</common>
|
||
</tools>
|
||
</configuration> |