148 lines
3.6 KiB
C
148 lines
3.6 KiB
C
/*
|
|
* Code generated from Atmel Start.
|
|
*
|
|
* This file will be overwritten when reconfiguring your Atmel Start project.
|
|
* Please copy examples or other code you want to keep to a separate file
|
|
* to avoid losing it when reconfiguring.
|
|
*/
|
|
|
|
#include "driver_init.h"
|
|
#include <peripheral_clk_config.h>
|
|
#include <utils.h>
|
|
#include <hal_init.h>
|
|
|
|
#include <hpl_adc_base.h>
|
|
|
|
/*! The buffer size for USART */
|
|
#define TARGET_IO_BUFFER_SIZE 16
|
|
|
|
struct usart_async_descriptor TARGET_IO;
|
|
|
|
static uint8_t TARGET_IO_buffer[TARGET_IO_BUFFER_SIZE];
|
|
|
|
struct adc_sync_descriptor ADC_0;
|
|
|
|
struct i2c_m_sync_desc I2C_0;
|
|
|
|
void ADC_0_PORT_init(void)
|
|
{
|
|
|
|
// Disable digital pin circuitry
|
|
gpio_set_pin_direction(PA02, GPIO_DIRECTION_OFF);
|
|
|
|
gpio_set_pin_function(PA02, PINMUX_PA02B_ADC_AIN0);
|
|
}
|
|
|
|
void ADC_0_CLOCK_init(void)
|
|
{
|
|
hri_mclk_set_APBCMASK_ADC_bit(MCLK);
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, ADC_GCLK_ID, CONF_GCLK_ADC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
}
|
|
|
|
void ADC_0_init(void)
|
|
{
|
|
ADC_0_CLOCK_init();
|
|
ADC_0_PORT_init();
|
|
adc_sync_init(&ADC_0, ADC, (void *)NULL);
|
|
}
|
|
|
|
void I2C_0_PORT_init(void)
|
|
{
|
|
|
|
gpio_set_pin_pull_mode(PA16,
|
|
// <y> Pull configuration
|
|
// <id> pad_pull_config
|
|
// <GPIO_PULL_OFF"> Off
|
|
// <GPIO_PULL_UP"> Pull-up
|
|
// <GPIO_PULL_DOWN"> Pull-down
|
|
GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(PA16, PINMUX_PA16D_SERCOM0_PAD0);
|
|
|
|
gpio_set_pin_pull_mode(PA17,
|
|
// <y> Pull configuration
|
|
// <id> pad_pull_config
|
|
// <GPIO_PULL_OFF"> Off
|
|
// <GPIO_PULL_UP"> Pull-up
|
|
// <GPIO_PULL_DOWN"> Pull-down
|
|
GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(PA17, PINMUX_PA17D_SERCOM0_PAD1);
|
|
}
|
|
|
|
void I2C_0_CLOCK_init(void)
|
|
{
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_mclk_set_APBCMASK_SERCOM0_bit(MCLK);
|
|
}
|
|
|
|
void I2C_0_init(void)
|
|
{
|
|
I2C_0_CLOCK_init();
|
|
i2c_m_sync_init(&I2C_0, SERCOM0);
|
|
I2C_0_PORT_init();
|
|
}
|
|
|
|
/**
|
|
* \brief USART Clock initialization function
|
|
*
|
|
* Enables register interface and peripheral clock
|
|
*/
|
|
void TARGET_IO_CLOCK_init()
|
|
{
|
|
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_mclk_set_APBCMASK_SERCOM2_bit(MCLK);
|
|
}
|
|
|
|
/**
|
|
* \brief USART pinmux initialization function
|
|
*
|
|
* Set each required pin to USART functionality
|
|
*/
|
|
void TARGET_IO_PORT_init()
|
|
{
|
|
|
|
gpio_set_pin_function(EDBG_COM_TX, PINMUX_PA24D_SERCOM2_PAD2);
|
|
|
|
gpio_set_pin_function(EDBG_COM_RX, PINMUX_PA25D_SERCOM2_PAD3);
|
|
}
|
|
|
|
/**
|
|
* \brief USART initialization function
|
|
*
|
|
* Enables USART peripheral, clocks and initializes USART driver
|
|
*/
|
|
void TARGET_IO_init(void)
|
|
{
|
|
TARGET_IO_CLOCK_init();
|
|
usart_async_init(&TARGET_IO, SERCOM2, TARGET_IO_buffer, TARGET_IO_BUFFER_SIZE, (void *)NULL);
|
|
TARGET_IO_PORT_init();
|
|
}
|
|
|
|
void system_init(void)
|
|
{
|
|
init_mcu();
|
|
|
|
// GPIO on PA07
|
|
|
|
gpio_set_pin_level(LED0,
|
|
// <y> Initial level
|
|
// <id> pad_initial_level
|
|
// <false"> Low
|
|
// <true"> High
|
|
false);
|
|
|
|
// Set pin direction to output
|
|
gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
|
|
|
|
gpio_set_pin_function(LED0, GPIO_PIN_FUNCTION_OFF);
|
|
|
|
ADC_0_init();
|
|
|
|
I2C_0_init();
|
|
TARGET_IO_init();
|
|
}
|