619 lines
17 KiB
C
619 lines
17 KiB
C
/*
|
||
* Copyright : (C) 2022 Phytium Information Technology, Inc.
|
||
* All Rights Reserved.
|
||
*
|
||
* This program is OPEN SOURCE software: you can redistribute it and/or modify it
|
||
* under the terms of the Phytium Public License as published by the Phytium Technology Co.,Ltd,
|
||
* either version 1.0 of the License, or (at your option) any later version.
|
||
*
|
||
* This program is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY;
|
||
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
||
* See the Phytium Public License for more details.
|
||
*
|
||
*
|
||
* FilePath: fiopad_config.c
|
||
* Date: 2022-02-10 14:53:42
|
||
* LastEditTime: 2022-02-18 08:25:29
|
||
* Description: This files is for io-pad function definition
|
||
*
|
||
* Modify History:
|
||
* Ver Who Date Changes
|
||
* ----- ------ -------- --------------------------------------
|
||
* 1.0 huanghe 2021/11/5 init commit
|
||
* 1.1 zhugengyu 2022/3/21 adopt to lastest tech spec.
|
||
*/
|
||
|
||
/***************************** Include Files *********************************/
|
||
#include "fiopad.h"
|
||
#include "fparameters.h"
|
||
#include "fdebug.h"
|
||
#include "fpinctrl.h"
|
||
#include "fassert.h"
|
||
/************************** Constant Definitions *****************************/
|
||
|
||
/**************************** Type Definitions *******************************/
|
||
|
||
/***************** Macros (Inline Functions) Definitions *********************/
|
||
#define FIOPAD_DEBUG_TAG "FIOPAD-CFG"
|
||
#define FIOPAD_ERROR(format, ...) FT_DEBUG_PRINT_E(FIOPAD_DEBUG_TAG, format, ##__VA_ARGS__)
|
||
#define FIOPAD_WARN(format, ...) FT_DEBUG_PRINT_W(FIOPAD_DEBUG_TAG, format, ##__VA_ARGS__)
|
||
#define FIOPAD_INFO(format, ...) FT_DEBUG_PRINT_I(FIOPAD_DEBUG_TAG, format, ##__VA_ARGS__)
|
||
#define FIOPAD_DEBUG(format, ...) FT_DEBUG_PRINT_D(FIOPAD_DEBUG_TAG, format, ##__VA_ARGS__)
|
||
|
||
/************************** Function Prototypes ******************************/
|
||
|
||
/*****************************************************************************/
|
||
/**
|
||
* @name: FIOPadSetSpimMux
|
||
* @msg: set iopad mux for spim
|
||
* @return {*}
|
||
* @param {u32} spim_id, instance id of spi
|
||
*/
|
||
void FIOPadSetSpimMux(u32 spim_id)
|
||
{
|
||
if (FSPI0_ID == spim_id)
|
||
{
|
||
FIOPAD_INFO("%d-%d-%d-%d", FPinGetFunc(FIOPAD_W55),
|
||
FPinGetFunc(FIOPAD_W53), FPinGetFunc(FIOPAD_U55),
|
||
FPinGetFunc(FIOPAD_U53));
|
||
FPinSetFunc(FIOPAD_W55, FPIN_FUNC2); /* sclk */
|
||
FPinSetFunc(FIOPAD_W53, FPIN_FUNC2); /* txd */
|
||
FPinSetFunc(FIOPAD_U55, FPIN_FUNC2); /* rxd */
|
||
FPinSetFunc(FIOPAD_U53, FPIN_FUNC2); /* csn0 */
|
||
FIOPAD_INFO("%d-%d-%d-%d", FPinGetFunc(FIOPAD_W55),
|
||
FPinGetFunc(FIOPAD_W53), FPinGetFunc(FIOPAD_U55),
|
||
FPinGetFunc(FIOPAD_U53));
|
||
}
|
||
else if (FSPI1_ID == spim_id)
|
||
{
|
||
FIOPAD_INFO("%d-%d-%d-%d", FPinGetFunc(FIOPAD_N43),
|
||
FPinGetFunc(FIOPAD_L31), FPinGetFunc(FIOPAD_J31),
|
||
FPinGetFunc(FIOPAD_J29));
|
||
FPinSetFunc(FIOPAD_N43, FPIN_FUNC4); /* sclk */
|
||
FPinSetFunc(FIOPAD_L31, FPIN_FUNC4); /* txd */
|
||
FPinSetFunc(FIOPAD_J31, FPIN_FUNC4); /* rxd */
|
||
FPinSetFunc(FIOPAD_J29, FPIN_FUNC4); /* csn0 */
|
||
FIOPAD_INFO("%d-%d-%d-%d", FPinGetFunc(FIOPAD_N43),
|
||
FPinGetFunc(FIOPAD_L31), FPinGetFunc(FIOPAD_J31),
|
||
FPinGetFunc(FIOPAD_J29));
|
||
}
|
||
else if (FSPI2_ID == spim_id)
|
||
{
|
||
FPinSetFunc(FIOPAD_A33, FPIN_FUNC0); /* sclk */
|
||
FPinSetFunc(FIOPAD_C33, FPIN_FUNC0); /* txd */
|
||
FPinSetFunc(FIOPAD_C31, FPIN_FUNC0); /* rxd */
|
||
FPinSetFunc(FIOPAD_A31, FPIN_FUNC0); /* csn0 */
|
||
}
|
||
else if (FSPI3_ID == spim_id)
|
||
{
|
||
FPinSetFunc(FIOPAD_AC55, FPIN_FUNC2); /* sclk */
|
||
FPinSetFunc(FIOPAD_AC53, FPIN_FUNC2); /* txd */
|
||
FPinSetFunc(FIOPAD_AE51, FPIN_FUNC2); /* rxd */
|
||
FPinSetFunc(FIOPAD_W51, FPIN_FUNC2); /* csn0 */
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetGpioMux
|
||
* @msg: set iopad mux for gpio
|
||
* @return {*}
|
||
* @param {u32} gpio_id, instance id of gpio
|
||
* @param {u32} pin_id, index of pin
|
||
*/
|
||
void FIOPadSetGpioMux(u32 gpio_id, u32 pin_id)
|
||
{
|
||
if (FGPIO_ID_2 == gpio_id)
|
||
{
|
||
switch (pin_id)
|
||
{
|
||
case 11: /* gpio 2-a-11 */
|
||
FPinSetFunc(FIOPAD_N49, FPIN_FUNC0);
|
||
break;
|
||
case 12: /* gpio 2-a-12 */
|
||
FPinSetFunc(FIOPAD_L51, FPIN_FUNC0);
|
||
break;
|
||
case 13: /* gpio 2-a-13 */
|
||
FPinSetFunc(FIOPAD_L49, FPIN_FUNC0);
|
||
break;
|
||
case 14: /* gpio 2-a-14 */
|
||
FPinSetFunc(FIOPAD_N53, FPIN_FUNC0);
|
||
break;
|
||
case 15: /* gpio 2-a-15 */
|
||
FPinSetFunc(FIOPAD_J53, FPIN_FUNC0);
|
||
break;
|
||
}
|
||
}
|
||
else if (FGPIO_ID_3 == gpio_id)
|
||
{
|
||
switch (pin_id)
|
||
{
|
||
case 3: /* gpio 3-a-3 */
|
||
FPinSetFunc(FIOPAD_A33, FPIN_FUNC6);
|
||
break;
|
||
case 4: /* gpio 3-a-4 */
|
||
FPinSetFunc(FIOPAD_C33, FPIN_FUNC6);
|
||
break;
|
||
case 5: /* gpio 3-a-5 */
|
||
FPinSetFunc(FIOPAD_C31, FPIN_FUNC6);
|
||
break;
|
||
case 6: /* gpio 3-a-6 */
|
||
FPinSetFunc(FIOPAD_A31, FPIN_FUNC6);
|
||
break;
|
||
default:
|
||
break;
|
||
}
|
||
}
|
||
else if (FGPIO_ID_4 == gpio_id)
|
||
{
|
||
switch (pin_id)
|
||
{
|
||
case 5: /* gpio 4-a-5 */
|
||
FPinSetFunc(FIOPAD_W51, FPIN_FUNC6);
|
||
break;
|
||
case 9: /* gpio 4-a-9 */
|
||
FPinSetFunc(FIOPAD_U53, FPIN_FUNC6);
|
||
break;
|
||
default:
|
||
break;
|
||
}
|
||
}
|
||
}
|
||
|
||
|
||
/**
|
||
* @name: FIOPadSetCanMux
|
||
* @msg: set iopad mux for can
|
||
* @return {*}
|
||
* @param {u32} can_id, instance id of can
|
||
*/
|
||
void FIOPadSetCanMux(u32 can_id)
|
||
{
|
||
if (can_id == FCAN_INSTANCE_0)
|
||
{
|
||
/* mio0 */
|
||
FPinSetFunc(FIOPAD_A41, FPIN_FUNC0); /* can0-tx: func 0 */
|
||
FPinSetFunc(FIOPAD_A43, FPIN_FUNC0); /* can0-rx: func 0 */
|
||
}
|
||
else if (can_id == FCAN_INSTANCE_1)
|
||
{
|
||
/* mio1 */
|
||
FPinSetFunc(FIOPAD_A45, FPIN_FUNC0); /* can1-tx: func 0 */
|
||
FPinSetFunc(FIOPAD_C45, FPIN_FUNC0); /* can1-rx: func 0 */
|
||
}
|
||
else
|
||
{
|
||
FIOPAD_ERROR("can id is error.\r\n");
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetQspiMux
|
||
* @msg: set iopad mux for qspi
|
||
* @return {*}
|
||
* @param {u32} qspi_id, id of qspi instance
|
||
* @param {u32} cs_id, id of qspi cs
|
||
*/
|
||
void FIOPadSetQspiMux(u32 qspi_id, u32 cs_id)
|
||
{
|
||
|
||
if (qspi_id == FQSPI_INSTANCE_0)
|
||
{
|
||
/* add sck, io0-io3 iopad multiplex */
|
||
}
|
||
|
||
if (cs_id == FQSPI_CS_0)
|
||
{
|
||
FPinSetFunc(FIOPAD_AR55, FPIN_FUNC0);
|
||
}
|
||
else if (cs_id == FQSPI_CS_1)
|
||
{
|
||
FPinSetFunc(FIOPAD_AR49, FPIN_FUNC0);
|
||
}
|
||
else if (cs_id == FQSPI_CS_2)
|
||
{
|
||
FPinSetFunc(FIOPAD_C37, FPIN_FUNC5);
|
||
}
|
||
else if (cs_id == FQSPI_CS_3)
|
||
{
|
||
FPinSetFunc(FIOPAD_A37, FPIN_FUNC5);
|
||
}
|
||
else
|
||
{
|
||
FIOPAD_ERROR("can id is error.\r\n");
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetPwmMux
|
||
* @msg: set iopad mux for pwm
|
||
* @return {*}
|
||
* @param {u32} pwm_id, id of pwm instance
|
||
* @param {u32} pwm_channel, channel of pwm instance
|
||
*/
|
||
void FIOPadSetPwmMux(u32 pwm_id, u32 pwm_channel)
|
||
{
|
||
FASSERT(pwm_id < FPWM_INSTANCE_NUM);
|
||
FASSERT(pwm_channel < FPWM_CHANNEL_NUM);
|
||
|
||
switch (pwm_id)
|
||
{
|
||
case FPWM_INSTANCE_0:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_AL59, FPIN_FUNC1); /* PWM0_OUT: func 1 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_AJ57, FPIN_FUNC1); /* PWM1_OUT: func 1 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_1:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_AG57, FPIN_FUNC1); /* PWM2_OUT: func 1 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_AC59, FPIN_FUNC1); /* PWM3_OUT: func 1 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_2:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_BA55, FPIN_FUNC1); /* PWM4_OUT: func 1 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_C39, FPIN_FUNC2); /* PWM5_OUT: func 2 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_3:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_A37, FPIN_FUNC2); /* PWM6_OUT: func 2 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_A43, FPIN_FUNC2); /* PWM7_OUT: func 2 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_4:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_C45, FPIN_FUNC2); /* PWM8_OUT: func 2 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_A49, FPIN_FUNC2); /* PWM9_OUT: func 2 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_5:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_A51, FPIN_FUNC2); /* PWM10_OUT: func 2 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_C33, FPIN_FUNC2); /* PWM11_OUT: func 2 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_6:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_A31, FPIN_FUNC2); /* PWM12_OUT: func 2 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_J39, FPIN_FUNC3); /* PWM13_OUT: func 3 */
|
||
}
|
||
break;
|
||
|
||
case FPWM_INSTANCE_7:
|
||
if (pwm_channel == 0)
|
||
{
|
||
FPinSetFunc(FIOPAD_E43, FPIN_FUNC3); /* PWM14_OUT: func 3 */
|
||
}
|
||
if (pwm_channel == 1)
|
||
{
|
||
FPinSetFunc(FIOPAD_C43, FPIN_FUNC3); /* PWM15_OUT: func 3 */
|
||
}
|
||
break;
|
||
|
||
default:
|
||
FIOPAD_ERROR("pwm id is error.\r\n");
|
||
break;
|
||
}
|
||
}
|
||
|
||
|
||
/**
|
||
* @name: FIOPadSetAdcMux
|
||
* @msg: set iopad mux for adc
|
||
* @return {*}
|
||
* @param {u32} adc_id, id of adc instance
|
||
* @param {u32} adc_channel, id of adc channel
|
||
*/
|
||
void FIOPadSetAdcMux(u32 adc_id, u32 adc_channel)
|
||
{
|
||
if (adc_id == FADC_INSTANCE_0)
|
||
{
|
||
switch (adc_channel)
|
||
{
|
||
case FADC_CHANNEL_0:
|
||
FPinSetFunc(FIOPAD_R51, FPIN_FUNC7); /* adc0-0: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_1:
|
||
FPinSetFunc(FIOPAD_R49, FPIN_FUNC7); /* adc0-1: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_2:
|
||
FPinSetFunc(FIOPAD_N51, FPIN_FUNC7); /* adc0-2: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_3:
|
||
FPinSetFunc(FIOPAD_N55, FPIN_FUNC7); /* adc0-3: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_4:
|
||
FPinSetFunc(FIOPAD_L55, FPIN_FUNC7); /* adc0-4: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_5:
|
||
FPinSetFunc(FIOPAD_J55, FPIN_FUNC7); /* adc0-5: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_6:
|
||
FPinSetFunc(FIOPAD_J45, FPIN_FUNC7); /* adc0-6: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_7:
|
||
FPinSetFunc(FIOPAD_E47, FPIN_FUNC7); /* adc0-7: func 7 */
|
||
break;
|
||
default:
|
||
FIOPAD_ERROR("adc %d channel %d is error.\r\n", adc_id, adc_channel);
|
||
break;
|
||
}
|
||
}
|
||
else if (adc_id == FADC_INSTANCE_1)
|
||
{
|
||
switch (adc_channel)
|
||
{
|
||
case FADC_CHANNEL_0:
|
||
FPinSetFunc(FIOPAD_G47, FPIN_FUNC7); /* adc1-0: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_1:
|
||
FPinSetFunc(FIOPAD_J47, FPIN_FUNC7); /* adc1-1: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_2:
|
||
FPinSetFunc(FIOPAD_J49, FPIN_FUNC7); /* adc1-2: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_3:
|
||
FPinSetFunc(FIOPAD_N49, FPIN_FUNC7); /* adc1-3: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_4:
|
||
FPinSetFunc(FIOPAD_L51, FPIN_FUNC7); /* adc1-4: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_5:
|
||
FPinSetFunc(FIOPAD_L49, FPIN_FUNC7); /* adc1-5: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_6:
|
||
FPinSetFunc(FIOPAD_N53, FPIN_FUNC7); /* adc1-6: func 7 */
|
||
break;
|
||
case FADC_CHANNEL_7:
|
||
FPinSetFunc(FIOPAD_J53, FPIN_FUNC7); /* adc1-7: func 7 */
|
||
break;
|
||
default:
|
||
FIOPAD_ERROR("adc %d channel %d is error.\r\n", adc_id, adc_channel);
|
||
break;
|
||
}
|
||
}
|
||
else
|
||
{
|
||
FIOPAD_ERROR("adc %d channel %d is error.\r\n", adc_id, adc_channel);
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetMioMux
|
||
* @msg: set iopad mux for mio
|
||
* @return {*}
|
||
* @param {u32} mio_id, instance id of i2c
|
||
*/
|
||
void FIOPadSetMioMux(u32 mio_id)
|
||
{
|
||
switch (mio_id)
|
||
{
|
||
case MIO_INSTANCE_0:
|
||
{
|
||
FPinSetFunc(FIOPAD_A41, FPIN_FUNC5); /* scl */
|
||
FPinSetFunc(FIOPAD_A43, FPIN_FUNC5); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_1:
|
||
{
|
||
FPinSetFunc(FIOPAD_A45, FPIN_FUNC5); /* scl */
|
||
FPinSetFunc(FIOPAD_C45, FPIN_FUNC5); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_2:
|
||
{
|
||
FPinSetFunc(FIOPAD_A47, FPIN_FUNC5); /* scl */
|
||
FPinSetFunc(FIOPAD_A49, FPIN_FUNC5); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_3:
|
||
{
|
||
FPinSetFunc(FIOPAD_BA55, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_BA53, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_4:
|
||
{
|
||
FPinSetFunc(FIOPAD_R59, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_U59, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_5:
|
||
{
|
||
FPinSetFunc(FIOPAD_W49, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_U57, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_6:
|
||
{
|
||
FPinSetFunc(FIOPAD_AA57, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_AA59, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_7:
|
||
{
|
||
FPinSetFunc(FIOPAD_A39, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_C39, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_8:
|
||
{
|
||
FPinSetFunc(FIOPAD_AA49, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_W49, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_9:
|
||
{
|
||
FPinSetFunc(FIOPAD_AA51, FPIN_FUNC4); /* scl */
|
||
FPinSetFunc(FIOPAD_U49, FPIN_FUNC4); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_10:
|
||
{
|
||
FPinSetFunc(FIOPAD_C49, FPIN_FUNC5); /* scl */
|
||
FPinSetFunc(FIOPAD_A51, FPIN_FUNC5); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_11:
|
||
{
|
||
FPinSetFunc(FIOPAD_N27, FPIN_FUNC3); /* scl */
|
||
FPinSetFunc(FIOPAD_L29, FPIN_FUNC3); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_12:
|
||
{
|
||
FPinSetFunc(FIOPAD_E41, FPIN_FUNC3); /* scl */
|
||
FPinSetFunc(FIOPAD_L45, FPIN_FUNC3); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_13:
|
||
{
|
||
FPinSetFunc(FIOPAD_J49, FPIN_FUNC6); /* scl */
|
||
FPinSetFunc(FIOPAD_N49, FPIN_FUNC6); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_14:
|
||
{
|
||
FPinSetFunc(FIOPAD_L51, FPIN_FUNC6); /* scl */
|
||
FPinSetFunc(FIOPAD_L49, FPIN_FUNC6); /* sda */
|
||
}
|
||
break;
|
||
case MIO_INSTANCE_15:
|
||
{
|
||
FPinSetFunc(FIOPAD_N53, FPIN_FUNC6); /* scl */
|
||
FPinSetFunc(FIOPAD_J53, FPIN_FUNC6); /* sda */
|
||
}
|
||
break;
|
||
default:
|
||
break;
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetTachoMux
|
||
* @msg: set iopad mux for pwm_in
|
||
* @return {*}
|
||
* @param {u32} pwm_in_id, instance id of tacho
|
||
*/
|
||
void FIOPadSetTachoMux(u32 pwm_in_id)
|
||
{
|
||
switch (pwm_in_id)
|
||
{
|
||
case TACHO_INSTANCE_0:
|
||
FPinSetFunc(FIOPAD_AN57, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_1:
|
||
FPinSetFunc(FIOPAD_AJ59, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_2:
|
||
FPinSetFunc(FIOPAD_AG59, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_3:
|
||
FPinSetFunc(FIOPAD_AE59, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_4:
|
||
FPinSetFunc(FIOPAD_AC57, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_5:
|
||
FPinSetFunc(FIOPAD_BA53, FPIN_FUNC1);
|
||
break;
|
||
case TACHO_INSTANCE_6:
|
||
FPinSetFunc(FIOPAD_C37, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_7:
|
||
FPinSetFunc(FIOPAD_A41, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_8:
|
||
FPinSetFunc(FIOPAD_A45, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_9:
|
||
FPinSetFunc(FIOPAD_A47, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_10:
|
||
FPinSetFunc(FIOPAD_C49, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_11:
|
||
FPinSetFunc(FIOPAD_A33, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_12:
|
||
FPinSetFunc(FIOPAD_C31, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_13:
|
||
FPinSetFunc(FIOPAD_AA49, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_14:
|
||
FPinSetFunc(FIOPAD_AA51, FPIN_FUNC2);
|
||
break;
|
||
case TACHO_INSTANCE_15:
|
||
FPinSetFunc(FIOPAD_G59, FPIN_FUNC2);
|
||
break;
|
||
default:
|
||
break;
|
||
}
|
||
}
|
||
|
||
/**
|
||
* @name: FIOPadSetUartMux
|
||
* @msg: set iopad mux for uart
|
||
* @return {*}
|
||
* @param {u32} uart_id, instance id of uart
|
||
*/
|
||
void FIOPadSetUartMux(u32 uart_id)
|
||
{
|
||
switch (uart_id)
|
||
{
|
||
case FUART0_ID:
|
||
FPinSetFunc(FIOPAD_J37, FPIN_FUNC4);
|
||
FPinSetFunc(FIOPAD_J39, FPIN_FUNC4);
|
||
break;
|
||
case FUART1_ID:
|
||
FPinSetFunc(FIOPAD_AW51, FPIN_FUNC0);
|
||
FPinSetFunc(FIOPAD_AU51, FPIN_FUNC0);
|
||
break;
|
||
case FUART2_ID:
|
||
FPinSetFunc(FIOPAD_A47, FPIN_FUNC0);
|
||
FPinSetFunc(FIOPAD_A49, FPIN_FUNC0);
|
||
break;
|
||
case FUART3_ID:
|
||
FPinSetFunc(FIOPAD_L37, FPIN_FUNC2);
|
||
FPinSetFunc(FIOPAD_N35, FPIN_FUNC2);
|
||
break;
|
||
default:
|
||
break;
|
||
}
|
||
} |