311 lines
13 KiB
C
311 lines
13 KiB
C
//###########################################################################
|
|
//
|
|
// FILE: F2837xD_cmpss.h
|
|
//
|
|
// TITLE: CMPSS Register Definitions.
|
|
//
|
|
//###########################################################################
|
|
// $TI Release: F2837xD Support Library v3.05.00.00 $
|
|
// $Release Date: Tue Jun 26 03:15:23 CDT 2018 $
|
|
// $Copyright:
|
|
// Copyright (C) 2013-2018 Texas Instruments Incorporated - http://www.ti.com/
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions
|
|
// are met:
|
|
//
|
|
// Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
//
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the
|
|
// distribution.
|
|
//
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
// its contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
// $
|
|
//###########################################################################
|
|
|
|
#ifndef __F2837xD_CMPSS_H__
|
|
#define __F2837xD_CMPSS_H__
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// CMPSS Individual Register Bit Definitions:
|
|
|
|
struct COMPCTL_BITS { // bits description
|
|
Uint16 COMPHSOURCE:1; // 0 High Comparator Source Select
|
|
Uint16 COMPHINV:1; // 1 High Comparator Invert Select
|
|
Uint16 CTRIPHSEL:2; // 3:2 High Comparator Trip Select
|
|
Uint16 CTRIPOUTHSEL:2; // 5:4 High Comparator Trip Output Select
|
|
Uint16 ASYNCHEN:1; // 6 High Comparator Asynchronous Path Enable
|
|
Uint16 rsvd1:1; // 7 Reserved
|
|
Uint16 COMPLSOURCE:1; // 8 Low Comparator Source Select
|
|
Uint16 COMPLINV:1; // 9 Low Comparator Invert Select
|
|
Uint16 CTRIPLSEL:2; // 11:10 Low Comparator Trip Select
|
|
Uint16 CTRIPOUTLSEL:2; // 13:12 Low Comparator Trip Output Select
|
|
Uint16 ASYNCLEN:1; // 14 Low Comparator Asynchronous Path Enable
|
|
Uint16 COMPDACE:1; // 15 Comparator/DAC Enable
|
|
};
|
|
|
|
union COMPCTL_REG {
|
|
Uint16 all;
|
|
struct COMPCTL_BITS bit;
|
|
};
|
|
|
|
struct COMPHYSCTL_BITS { // bits description
|
|
Uint16 COMPHYS:3; // 2:0 Comparator Hysteresis Trim
|
|
Uint16 rsvd1:13; // 15:3 Reserved
|
|
};
|
|
|
|
union COMPHYSCTL_REG {
|
|
Uint16 all;
|
|
struct COMPHYSCTL_BITS bit;
|
|
};
|
|
|
|
struct COMPSTS_BITS { // bits description
|
|
Uint16 COMPHSTS:1; // 0 High Comparator Status
|
|
Uint16 COMPHLATCH:1; // 1 High Comparator Latched Status
|
|
Uint16 rsvd1:6; // 7:2 Reserved
|
|
Uint16 COMPLSTS:1; // 8 Low Comparator Status
|
|
Uint16 COMPLLATCH:1; // 9 Low Comparator Latched Status
|
|
Uint16 rsvd2:6; // 15:10 Reserved
|
|
};
|
|
|
|
union COMPSTS_REG {
|
|
Uint16 all;
|
|
struct COMPSTS_BITS bit;
|
|
};
|
|
|
|
struct COMPSTSCLR_BITS { // bits description
|
|
Uint16 rsvd1:1; // 0 Reserved
|
|
Uint16 HLATCHCLR:1; // 1 High Comparator Latched Status Clear
|
|
Uint16 HSYNCCLREN:1; // 2 High Comparator PWMSYNC Clear Enable
|
|
Uint16 rsvd2:6; // 8:3 Reserved
|
|
Uint16 LLATCHCLR:1; // 9 Low Comparator Latched Status Clear
|
|
Uint16 LSYNCCLREN:1; // 10 Low Comparator PWMSYNC Clear Enable
|
|
Uint16 rsvd3:5; // 15:11 Reserved
|
|
};
|
|
|
|
union COMPSTSCLR_REG {
|
|
Uint16 all;
|
|
struct COMPSTSCLR_BITS bit;
|
|
};
|
|
|
|
struct COMPDACCTL_BITS { // bits description
|
|
Uint16 DACSOURCE:1; // 0 DAC Source Control
|
|
Uint16 RAMPSOURCE:4; // 4:1 Ramp Generator Source Control
|
|
Uint16 SELREF:1; // 5 DAC Reference Select
|
|
Uint16 RAMPLOADSEL:1; // 6 Ramp Load Select
|
|
Uint16 SWLOADSEL:1; // 7 Software Load Select
|
|
Uint16 rsvd1:6; // 13:8 Reserved
|
|
Uint16 FREESOFT:2; // 15:14 Free/Soft Emulation Bits
|
|
};
|
|
|
|
union COMPDACCTL_REG {
|
|
Uint16 all;
|
|
struct COMPDACCTL_BITS bit;
|
|
};
|
|
|
|
struct DACHVALS_BITS { // bits description
|
|
Uint16 DACVAL:12; // 11:0 DAC Value Control
|
|
Uint16 rsvd1:4; // 15:12 Reserved
|
|
};
|
|
|
|
union DACHVALS_REG {
|
|
Uint16 all;
|
|
struct DACHVALS_BITS bit;
|
|
};
|
|
|
|
struct DACHVALA_BITS { // bits description
|
|
Uint16 DACVAL:12; // 11:0 DAC Value Control
|
|
Uint16 rsvd1:4; // 15:12 Reserved
|
|
};
|
|
|
|
union DACHVALA_REG {
|
|
Uint16 all;
|
|
struct DACHVALA_BITS bit;
|
|
};
|
|
|
|
struct DACLVALS_BITS { // bits description
|
|
Uint16 DACVAL:12; // 11:0 DAC Value Control
|
|
Uint16 rsvd1:4; // 15:12 Reserved
|
|
};
|
|
|
|
union DACLVALS_REG {
|
|
Uint16 all;
|
|
struct DACLVALS_BITS bit;
|
|
};
|
|
|
|
struct DACLVALA_BITS { // bits description
|
|
Uint16 DACVAL:12; // 11:0 DAC Value Control
|
|
Uint16 rsvd1:4; // 15:12 Reserved
|
|
};
|
|
|
|
union DACLVALA_REG {
|
|
Uint16 all;
|
|
struct DACLVALA_BITS bit;
|
|
};
|
|
|
|
struct RAMPDLYA_BITS { // bits description
|
|
Uint16 DELAY:13; // 12:0 Ramp Delay Value
|
|
Uint16 rsvd1:3; // 15:13 Reserved
|
|
};
|
|
|
|
union RAMPDLYA_REG {
|
|
Uint16 all;
|
|
struct RAMPDLYA_BITS bit;
|
|
};
|
|
|
|
struct RAMPDLYS_BITS { // bits description
|
|
Uint16 DELAY:13; // 12:0 Ramp Delay Value
|
|
Uint16 rsvd1:3; // 15:13 Reserved
|
|
};
|
|
|
|
union RAMPDLYS_REG {
|
|
Uint16 all;
|
|
struct RAMPDLYS_BITS bit;
|
|
};
|
|
|
|
struct CTRIPLFILCTL_BITS { // bits description
|
|
Uint16 rsvd1:4; // 3:0 Reserved
|
|
Uint16 SAMPWIN:5; // 8:4 Sample Window
|
|
Uint16 THRESH:5; // 13:9 Majority Voting Threshold
|
|
Uint16 rsvd2:1; // 14 Reserved
|
|
Uint16 FILINIT:1; // 15 Filter Initialization Bit
|
|
};
|
|
|
|
union CTRIPLFILCTL_REG {
|
|
Uint16 all;
|
|
struct CTRIPLFILCTL_BITS bit;
|
|
};
|
|
|
|
struct CTRIPLFILCLKCTL_BITS { // bits description
|
|
Uint16 CLKPRESCALE:10; // 9:0 Sample Clock Prescale
|
|
Uint16 rsvd1:6; // 15:10 Reserved
|
|
};
|
|
|
|
union CTRIPLFILCLKCTL_REG {
|
|
Uint16 all;
|
|
struct CTRIPLFILCLKCTL_BITS bit;
|
|
};
|
|
|
|
struct CTRIPHFILCTL_BITS { // bits description
|
|
Uint16 rsvd1:4; // 3:0 Reserved
|
|
Uint16 SAMPWIN:5; // 8:4 Sample Window
|
|
Uint16 THRESH:5; // 13:9 Majority Voting Threshold
|
|
Uint16 rsvd2:1; // 14 Reserved
|
|
Uint16 FILINIT:1; // 15 Filter Initialization Bit
|
|
};
|
|
|
|
union CTRIPHFILCTL_REG {
|
|
Uint16 all;
|
|
struct CTRIPHFILCTL_BITS bit;
|
|
};
|
|
|
|
struct CTRIPHFILCLKCTL_BITS { // bits description
|
|
Uint16 CLKPRESCALE:10; // 9:0 Sample Clock Prescale
|
|
Uint16 rsvd1:6; // 15:10 Reserved
|
|
};
|
|
|
|
union CTRIPHFILCLKCTL_REG {
|
|
Uint16 all;
|
|
struct CTRIPHFILCLKCTL_BITS bit;
|
|
};
|
|
|
|
struct COMPLOCK_BITS { // bits description
|
|
Uint16 COMPCTL:1; // 0 COMPCTL Lock
|
|
Uint16 COMPHYSCTL:1; // 1 COMPHYSCTL Lock
|
|
Uint16 DACCTL:1; // 2 DACCTL Lock
|
|
Uint16 CTRIP:1; // 3 CTRIP Lock
|
|
Uint16 rsvd1:1; // 4 Reserved
|
|
Uint16 rsvd2:11; // 15:5 Reserved
|
|
};
|
|
|
|
union COMPLOCK_REG {
|
|
Uint16 all;
|
|
struct COMPLOCK_BITS bit;
|
|
};
|
|
|
|
struct CMPSS_REGS {
|
|
union COMPCTL_REG COMPCTL; // CMPSS Comparator Control Register
|
|
union COMPHYSCTL_REG COMPHYSCTL; // CMPSS Comparator Hysteresis Control Register
|
|
union COMPSTS_REG COMPSTS; // CMPSS Comparator Status Register
|
|
union COMPSTSCLR_REG COMPSTSCLR; // CMPSS Comparator Status Clear Register
|
|
union COMPDACCTL_REG COMPDACCTL; // CMPSS DAC Control Register
|
|
Uint16 rsvd1; // Reserved
|
|
union DACHVALS_REG DACHVALS; // CMPSS High DAC Value Shadow Register
|
|
union DACHVALA_REG DACHVALA; // CMPSS High DAC Value Active Register
|
|
Uint16 RAMPMAXREFA; // CMPSS Ramp Max Reference Active Register
|
|
Uint16 rsvd2; // Reserved
|
|
Uint16 RAMPMAXREFS; // CMPSS Ramp Max Reference Shadow Register
|
|
Uint16 rsvd3; // Reserved
|
|
Uint16 RAMPDECVALA; // CMPSS Ramp Decrement Value Active Register
|
|
Uint16 rsvd4; // Reserved
|
|
Uint16 RAMPDECVALS; // CMPSS Ramp Decrement Value Shadow Register
|
|
Uint16 rsvd5; // Reserved
|
|
Uint16 RAMPSTS; // CMPSS Ramp Status Register
|
|
Uint16 rsvd6; // Reserved
|
|
union DACLVALS_REG DACLVALS; // CMPSS Low DAC Value Shadow Register
|
|
union DACLVALA_REG DACLVALA; // CMPSS Low DAC Value Active Register
|
|
union RAMPDLYA_REG RAMPDLYA; // CMPSS Ramp Delay Active Register
|
|
union RAMPDLYS_REG RAMPDLYS; // CMPSS Ramp Delay Shadow Register
|
|
union CTRIPLFILCTL_REG CTRIPLFILCTL; // CTRIPL Filter Control Register
|
|
union CTRIPLFILCLKCTL_REG CTRIPLFILCLKCTL; // CTRIPL Filter Clock Control Register
|
|
union CTRIPHFILCTL_REG CTRIPHFILCTL; // CTRIPH Filter Control Register
|
|
union CTRIPHFILCLKCTL_REG CTRIPHFILCLKCTL; // CTRIPH Filter Clock Control Register
|
|
union COMPLOCK_REG COMPLOCK; // CMPSS Lock Register
|
|
Uint16 rsvd7[5]; // Reserved
|
|
};
|
|
|
|
//---------------------------------------------------------------------------
|
|
// CMPSS External References & Function Declarations:
|
|
//
|
|
#ifdef CPU1
|
|
extern volatile struct CMPSS_REGS Cmpss1Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss2Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss3Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss4Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss5Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss6Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss7Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss8Regs;
|
|
#endif
|
|
#ifdef CPU2
|
|
extern volatile struct CMPSS_REGS Cmpss1Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss2Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss3Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss4Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss5Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss6Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss7Regs;
|
|
extern volatile struct CMPSS_REGS Cmpss8Regs;
|
|
#endif
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif /* extern "C" */
|
|
|
|
#endif
|
|
|
|
//===========================================================================
|
|
// End of file.
|
|
//===========================================================================
|