934 lines
52 KiB
C
934 lines
52 KiB
C
//*****************************************************************************
|
|
//
|
|
// hw_epi.h - Macros for use in accessing the EPI registers.
|
|
//
|
|
// Copyright (c) 2008-2020 Texas Instruments Incorporated. All rights reserved.
|
|
// Software License Agreement
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions
|
|
// are met:
|
|
//
|
|
// Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
//
|
|
// Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the
|
|
// distribution.
|
|
//
|
|
// Neither the name of Texas Instruments Incorporated nor the names of
|
|
// its contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
//
|
|
// This is part of revision 2.2.0.295 of the Tiva Firmware Development Package.
|
|
//
|
|
//*****************************************************************************
|
|
|
|
#ifndef __HW_EPI_H__
|
|
#define __HW_EPI_H__
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the External Peripheral Interface register
|
|
// offsets.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_O_CFG 0x00000000 // EPI Configuration
|
|
#define EPI_O_BAUD 0x00000004 // EPI Main Baud Rate
|
|
#define EPI_O_BAUD2 0x00000008 // EPI Main Baud Rate
|
|
#define EPI_O_HB16CFG 0x00000010 // EPI Host-Bus 16 Configuration
|
|
#define EPI_O_GPCFG 0x00000010 // EPI General-Purpose
|
|
// Configuration
|
|
#define EPI_O_SDRAMCFG 0x00000010 // EPI SDRAM Configuration
|
|
#define EPI_O_HB8CFG 0x00000010 // EPI Host-Bus 8 Configuration
|
|
#define EPI_O_HB8CFG2 0x00000014 // EPI Host-Bus 8 Configuration 2
|
|
#define EPI_O_HB16CFG2 0x00000014 // EPI Host-Bus 16 Configuration 2
|
|
#define EPI_O_ADDRMAP 0x0000001C // EPI Address Map
|
|
#define EPI_O_RSIZE0 0x00000020 // EPI Read Size 0
|
|
#define EPI_O_RADDR0 0x00000024 // EPI Read Address 0
|
|
#define EPI_O_RPSTD0 0x00000028 // EPI Non-Blocking Read Data 0
|
|
#define EPI_O_RSIZE1 0x00000030 // EPI Read Size 1
|
|
#define EPI_O_RADDR1 0x00000034 // EPI Read Address 1
|
|
#define EPI_O_RPSTD1 0x00000038 // EPI Non-Blocking Read Data 1
|
|
#define EPI_O_STAT 0x00000060 // EPI Status
|
|
#define EPI_O_RFIFOCNT 0x0000006C // EPI Read FIFO Count
|
|
#define EPI_O_READFIFO0 0x00000070 // EPI Read FIFO
|
|
#define EPI_O_READFIFO1 0x00000074 // EPI Read FIFO Alias 1
|
|
#define EPI_O_READFIFO2 0x00000078 // EPI Read FIFO Alias 2
|
|
#define EPI_O_READFIFO3 0x0000007C // EPI Read FIFO Alias 3
|
|
#define EPI_O_READFIFO4 0x00000080 // EPI Read FIFO Alias 4
|
|
#define EPI_O_READFIFO5 0x00000084 // EPI Read FIFO Alias 5
|
|
#define EPI_O_READFIFO6 0x00000088 // EPI Read FIFO Alias 6
|
|
#define EPI_O_READFIFO7 0x0000008C // EPI Read FIFO Alias 7
|
|
#define EPI_O_FIFOLVL 0x00000200 // EPI FIFO Level Selects
|
|
#define EPI_O_WFIFOCNT 0x00000204 // EPI Write FIFO Count
|
|
#define EPI_O_DMATXCNT 0x00000208 // EPI DMA Transmit Count
|
|
#define EPI_O_IM 0x00000210 // EPI Interrupt Mask
|
|
#define EPI_O_RIS 0x00000214 // EPI Raw Interrupt Status
|
|
#define EPI_O_MIS 0x00000218 // EPI Masked Interrupt Status
|
|
#define EPI_O_EISC 0x0000021C // EPI Error and Interrupt Status
|
|
// and Clear
|
|
#define EPI_O_HB8CFG3 0x00000308 // EPI Host-Bus 8 Configuration 3
|
|
#define EPI_O_HB16CFG3 0x00000308 // EPI Host-Bus 16 Configuration 3
|
|
#define EPI_O_HB16CFG4 0x0000030C // EPI Host-Bus 16 Configuration 4
|
|
#define EPI_O_HB8CFG4 0x0000030C // EPI Host-Bus 8 Configuration 4
|
|
#define EPI_O_HB8TIME 0x00000310 // EPI Host-Bus 8 Timing Extension
|
|
#define EPI_O_HB16TIME 0x00000310 // EPI Host-Bus 16 Timing Extension
|
|
#define EPI_O_HB8TIME2 0x00000314 // EPI Host-Bus 8 Timing Extension
|
|
#define EPI_O_HB16TIME2 0x00000314 // EPI Host-Bus 16 Timing Extension
|
|
#define EPI_O_HB16TIME3 0x00000318 // EPI Host-Bus 16 Timing Extension
|
|
#define EPI_O_HB8TIME3 0x00000318 // EPI Host-Bus 8 Timing Extension
|
|
#define EPI_O_HB8TIME4 0x0000031C // EPI Host-Bus 8 Timing Extension
|
|
#define EPI_O_HB16TIME4 0x0000031C // EPI Host-Bus 16 Timing Extension
|
|
#define EPI_O_HBPSRAM 0x00000360 // EPI Host-Bus PSRAM
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_CFG register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_CFG_INTDIV 0x00000100 // Integer Clock Divider Enable
|
|
#define EPI_CFG_BLKEN 0x00000010 // Block Enable
|
|
#define EPI_CFG_MODE_M 0x0000000F // Mode Select
|
|
#define EPI_CFG_MODE_NONE 0x00000000 // General Purpose
|
|
#define EPI_CFG_MODE_SDRAM 0x00000001 // SDRAM
|
|
#define EPI_CFG_MODE_HB8 0x00000002 // 8-Bit Host-Bus (HB8)
|
|
#define EPI_CFG_MODE_HB16 0x00000003 // 16-Bit Host-Bus (HB16)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_BAUD register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_BAUD_COUNT1_M 0xFFFF0000 // Baud Rate Counter 1
|
|
#define EPI_BAUD_COUNT0_M 0x0000FFFF // Baud Rate Counter 0
|
|
#define EPI_BAUD_COUNT1_S 16
|
|
#define EPI_BAUD_COUNT0_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_BAUD2 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_BAUD2_COUNT1_M 0xFFFF0000 // CS3n Baud Rate Counter 1
|
|
#define EPI_BAUD2_COUNT0_M 0x0000FFFF // CS2n Baud Rate Counter 0
|
|
#define EPI_BAUD2_COUNT1_S 16
|
|
#define EPI_BAUD2_COUNT0_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16CFG register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16CFG_CLKGATE 0x80000000 // Clock Gated
|
|
#define EPI_HB16CFG_CLKGATEI 0x40000000 // Clock Gated Idle
|
|
#define EPI_HB16CFG_CLKINV 0x20000000 // Invert Output Clock Enable
|
|
#define EPI_HB16CFG_RDYEN 0x10000000 // Input Ready Enable
|
|
#define EPI_HB16CFG_IRDYINV 0x08000000 // Input Ready Invert
|
|
#define EPI_HB16CFG_XFFEN 0x00800000 // External FIFO FULL Enable
|
|
#define EPI_HB16CFG_XFEEN 0x00400000 // External FIFO EMPTY Enable
|
|
#define EPI_HB16CFG_WRHIGH 0x00200000 // WRITE Strobe Polarity
|
|
#define EPI_HB16CFG_RDHIGH 0x00100000 // READ Strobe Polarity
|
|
#define EPI_HB16CFG_ALEHIGH 0x00080000 // ALE Strobe Polarity
|
|
#define EPI_HB16CFG_WRCRE 0x00040000 // PSRAM Configuration Register
|
|
// Write
|
|
#define EPI_HB16CFG_RDCRE 0x00020000 // PSRAM Configuration Register
|
|
// Read
|
|
#define EPI_HB16CFG_BURST 0x00010000 // Burst Mode
|
|
#define EPI_HB16CFG_MAXWAIT_M 0x0000FF00 // Maximum Wait
|
|
#define EPI_HB16CFG_WRWS_M 0x000000C0 // Write Wait States
|
|
#define EPI_HB16CFG_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB16CFG_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB16CFG_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB16CFG_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB16CFG_RDWS_M 0x00000030 // Read Wait States
|
|
#define EPI_HB16CFG_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB16CFG_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB16CFG_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB16CFG_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB16CFG_BSEL 0x00000004 // Byte Select Configuration
|
|
#define EPI_HB16CFG_MODE_M 0x00000003 // Host Bus Sub-Mode
|
|
#define EPI_HB16CFG_MODE_ADMUX 0x00000000 // ADMUX - AD[15:0]
|
|
#define EPI_HB16CFG_MODE_ADNMUX 0x00000001 // ADNONMUX - D[15:0]
|
|
#define EPI_HB16CFG_MODE_SRAM 0x00000002 // Continuous Read - D[15:0]
|
|
#define EPI_HB16CFG_MODE_XFIFO 0x00000003 // XFIFO - D[15:0]
|
|
#define EPI_HB16CFG_MAXWAIT_S 8
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_GPCFG register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_GPCFG_CLKPIN 0x80000000 // Clock Pin
|
|
#define EPI_GPCFG_CLKGATE 0x40000000 // Clock Gated
|
|
#define EPI_GPCFG_FRM50 0x04000000 // 50/50 Frame
|
|
#define EPI_GPCFG_FRMCNT_M 0x03C00000 // Frame Count
|
|
#define EPI_GPCFG_WR2CYC 0x00080000 // 2-Cycle Writes
|
|
#define EPI_GPCFG_ASIZE_M 0x00000030 // Address Bus Size
|
|
#define EPI_GPCFG_ASIZE_NONE 0x00000000 // No address
|
|
#define EPI_GPCFG_ASIZE_4BIT 0x00000010 // Up to 4 bits wide
|
|
#define EPI_GPCFG_ASIZE_12BIT 0x00000020 // Up to 12 bits wide. This size
|
|
// cannot be used with 24-bit data
|
|
#define EPI_GPCFG_ASIZE_20BIT 0x00000030 // Up to 20 bits wide. This size
|
|
// cannot be used with data sizes
|
|
// other than 8
|
|
#define EPI_GPCFG_DSIZE_M 0x00000003 // Size of Data Bus
|
|
#define EPI_GPCFG_DSIZE_4BIT 0x00000000 // 8 Bits Wide (EPI0S0 to EPI0S7)
|
|
#define EPI_GPCFG_DSIZE_16BIT 0x00000001 // 16 Bits Wide (EPI0S0 to EPI0S15)
|
|
#define EPI_GPCFG_DSIZE_24BIT 0x00000002 // 24 Bits Wide (EPI0S0 to EPI0S23)
|
|
#define EPI_GPCFG_DSIZE_32BIT 0x00000003 // 32 Bits Wide (EPI0S0 to EPI0S31)
|
|
#define EPI_GPCFG_FRMCNT_S 22
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_SDRAMCFG register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_SDRAMCFG_FREQ_M 0xC0000000 // EPI Frequency Range
|
|
#define EPI_SDRAMCFG_FREQ_NONE 0x00000000 // 0 - 15 MHz
|
|
#define EPI_SDRAMCFG_FREQ_15MHZ 0x40000000 // 15 - 30 MHz
|
|
#define EPI_SDRAMCFG_FREQ_30MHZ 0x80000000 // 30 - 50 MHz
|
|
#define EPI_SDRAMCFG_RFSH_M 0x07FF0000 // Refresh Counter
|
|
#define EPI_SDRAMCFG_SLEEP 0x00000200 // Sleep Mode
|
|
#define EPI_SDRAMCFG_SIZE_M 0x00000003 // Size of SDRAM
|
|
#define EPI_SDRAMCFG_SIZE_8MB 0x00000000 // 64 megabits (8MB)
|
|
#define EPI_SDRAMCFG_SIZE_16MB 0x00000001 // 128 megabits (16MB)
|
|
#define EPI_SDRAMCFG_SIZE_32MB 0x00000002 // 256 megabits (32MB)
|
|
#define EPI_SDRAMCFG_SIZE_64MB 0x00000003 // 512 megabits (64MB)
|
|
#define EPI_SDRAMCFG_RFSH_S 16
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8CFG register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8CFG_CLKGATE 0x80000000 // Clock Gated
|
|
#define EPI_HB8CFG_CLKGATEI 0x40000000 // Clock Gated when Idle
|
|
#define EPI_HB8CFG_CLKINV 0x20000000 // Invert Output Clock Enable
|
|
#define EPI_HB8CFG_RDYEN 0x10000000 // Input Ready Enable
|
|
#define EPI_HB8CFG_IRDYINV 0x08000000 // Input Ready Invert
|
|
#define EPI_HB8CFG_XFFEN 0x00800000 // External FIFO FULL Enable
|
|
#define EPI_HB8CFG_XFEEN 0x00400000 // External FIFO EMPTY Enable
|
|
#define EPI_HB8CFG_WRHIGH 0x00200000 // WRITE Strobe Polarity
|
|
#define EPI_HB8CFG_RDHIGH 0x00100000 // READ Strobe Polarity
|
|
#define EPI_HB8CFG_ALEHIGH 0x00080000 // ALE Strobe Polarity
|
|
#define EPI_HB8CFG_MAXWAIT_M 0x0000FF00 // Maximum Wait
|
|
#define EPI_HB8CFG_WRWS_M 0x000000C0 // Write Wait States
|
|
#define EPI_HB8CFG_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB8CFG_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB8CFG_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB8CFG_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB8CFG_RDWS_M 0x00000030 // Read Wait States
|
|
#define EPI_HB8CFG_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB8CFG_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB8CFG_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB8CFG_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB8CFG_MODE_M 0x00000003 // Host Bus Sub-Mode
|
|
#define EPI_HB8CFG_MODE_MUX 0x00000000 // ADMUX - AD[7:0]
|
|
#define EPI_HB8CFG_MODE_NMUX 0x00000001 // ADNONMUX - D[7:0]
|
|
#define EPI_HB8CFG_MODE_SRAM 0x00000002 // Continuous Read - D[7:0]
|
|
#define EPI_HB8CFG_MODE_FIFO 0x00000003 // XFIFO - D[7:0]
|
|
#define EPI_HB8CFG_MAXWAIT_S 8
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8CFG2 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8CFG2_CSCFGEXT 0x08000000 // Chip Select Extended
|
|
// Configuration
|
|
#define EPI_HB8CFG2_CSBAUD 0x04000000 // Chip Select Baud Rate and
|
|
// Multiple Sub-Mode Configuration
|
|
// enable
|
|
#define EPI_HB8CFG2_CSCFG_M 0x03000000 // Chip Select Configuration
|
|
#define EPI_HB8CFG2_CSCFG_ALE 0x00000000 // ALE Configuration
|
|
#define EPI_HB8CFG2_CSCFG_CS 0x01000000 // CSn Configuration
|
|
#define EPI_HB8CFG2_CSCFG_DCS 0x02000000 // Dual CSn Configuration
|
|
#define EPI_HB8CFG2_CSCFG_ADCS 0x03000000 // ALE with Dual CSn Configuration
|
|
#define EPI_HB8CFG2_WRHIGH 0x00200000 // CS1n WRITE Strobe Polarity
|
|
#define EPI_HB8CFG2_RDHIGH 0x00100000 // CS1n READ Strobe Polarity
|
|
#define EPI_HB8CFG2_ALEHIGH 0x00080000 // CS1n ALE Strobe Polarity
|
|
#define EPI_HB8CFG2_WRWS_M 0x000000C0 // CS1n Write Wait States
|
|
#define EPI_HB8CFG2_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB8CFG2_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB8CFG2_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB8CFG2_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB8CFG2_RDWS_M 0x00000030 // CS1n Read Wait States
|
|
#define EPI_HB8CFG2_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB8CFG2_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB8CFG2_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB8CFG2_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB8CFG2_MODE_M 0x00000003 // CS1n Host Bus Sub-Mode
|
|
#define EPI_HB8CFG2_MODE_ADMUX 0x00000000 // ADMUX - AD[7:0]
|
|
#define EPI_HB8CFG2_MODE_AD 0x00000001 // ADNONMUX - D[7:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16CFG2 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16CFG2_CSCFGEXT 0x08000000 // Chip Select Extended
|
|
// Configuration
|
|
#define EPI_HB16CFG2_CSBAUD 0x04000000 // Chip Select Baud Rate and
|
|
// Multiple Sub-Mode Configuration
|
|
// enable
|
|
#define EPI_HB16CFG2_CSCFG_M 0x03000000 // Chip Select Configuration
|
|
#define EPI_HB16CFG2_CSCFG_ALE 0x00000000 // ALE Configuration
|
|
#define EPI_HB16CFG2_CSCFG_CS 0x01000000 // CSn Configuration
|
|
#define EPI_HB16CFG2_CSCFG_DCS 0x02000000 // Dual CSn Configuration
|
|
#define EPI_HB16CFG2_CSCFG_ADCS 0x03000000 // ALE with Dual CSn Configuration
|
|
#define EPI_HB16CFG2_WRHIGH 0x00200000 // CS1n WRITE Strobe Polarity
|
|
#define EPI_HB16CFG2_RDHIGH 0x00100000 // CS1n READ Strobe Polarity
|
|
#define EPI_HB16CFG2_ALEHIGH 0x00080000 // CS1n ALE Strobe Polarity
|
|
#define EPI_HB16CFG2_WRCRE 0x00040000 // CS1n PSRAM Configuration
|
|
// Register Write
|
|
#define EPI_HB16CFG2_RDCRE 0x00020000 // CS1n PSRAM Configuration
|
|
// Register Read
|
|
#define EPI_HB16CFG2_BURST 0x00010000 // CS1n Burst Mode
|
|
#define EPI_HB16CFG2_WRWS_M 0x000000C0 // CS1n Write Wait States
|
|
#define EPI_HB16CFG2_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB16CFG2_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB16CFG2_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB16CFG2_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB16CFG2_RDWS_M 0x00000030 // CS1n Read Wait States
|
|
#define EPI_HB16CFG2_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB16CFG2_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB16CFG2_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB16CFG2_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB16CFG2_MODE_M 0x00000003 // CS1n Host Bus Sub-Mode
|
|
#define EPI_HB16CFG2_MODE_ADMUX 0x00000000 // ADMUX - AD[15:0]
|
|
#define EPI_HB16CFG2_MODE_AD 0x00000001 // ADNONMUX - D[15:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_ADDRMAP register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_ADDRMAP_ECSZ_M 0x00000C00 // External Code Size
|
|
#define EPI_ADDRMAP_ECSZ_256B 0x00000000 // 256 bytes; lower address range:
|
|
// 0x00 to 0xFF
|
|
#define EPI_ADDRMAP_ECSZ_64KB 0x00000400 // 64 KB; lower address range:
|
|
// 0x0000 to 0xFFFF
|
|
#define EPI_ADDRMAP_ECSZ_16MB 0x00000800 // 16 MB; lower address range:
|
|
// 0x00.0000 to 0xFF.FFFF
|
|
#define EPI_ADDRMAP_ECSZ_256MB 0x00000C00 // 256MB; lower address range:
|
|
// 0x000.0000 to 0x0FFF.FFFF
|
|
#define EPI_ADDRMAP_ECADR_M 0x00000300 // External Code Address
|
|
#define EPI_ADDRMAP_ECADR_NONE 0x00000000 // Not mapped
|
|
#define EPI_ADDRMAP_ECADR_1000 0x00000100 // At 0x1000.0000
|
|
#define EPI_ADDRMAP_EPSZ_M 0x000000C0 // External Peripheral Size
|
|
#define EPI_ADDRMAP_EPSZ_256B 0x00000000 // 256 bytes; lower address range:
|
|
// 0x00 to 0xFF
|
|
#define EPI_ADDRMAP_EPSZ_64KB 0x00000040 // 64 KB; lower address range:
|
|
// 0x0000 to 0xFFFF
|
|
#define EPI_ADDRMAP_EPSZ_16MB 0x00000080 // 16 MB; lower address range:
|
|
// 0x00.0000 to 0xFF.FFFF
|
|
#define EPI_ADDRMAP_EPSZ_256MB 0x000000C0 // 256 MB; lower address range:
|
|
// 0x000.0000 to 0xFFF.FFFF
|
|
#define EPI_ADDRMAP_EPADR_M 0x00000030 // External Peripheral Address
|
|
#define EPI_ADDRMAP_EPADR_NONE 0x00000000 // Not mapped
|
|
#define EPI_ADDRMAP_EPADR_A000 0x00000010 // At 0xA000.0000
|
|
#define EPI_ADDRMAP_EPADR_C000 0x00000020 // At 0xC000.0000
|
|
#define EPI_ADDRMAP_EPADR_HBQS 0x00000030 // Only to be used with Host Bus
|
|
// quad chip select. In quad chip
|
|
// select mode, CS2n maps to
|
|
// 0xA000.0000 and CS3n maps to
|
|
// 0xC000.0000
|
|
#define EPI_ADDRMAP_ERSZ_M 0x0000000C // External RAM Size
|
|
#define EPI_ADDRMAP_ERSZ_256B 0x00000000 // 256 bytes; lower address range:
|
|
// 0x00 to 0xFF
|
|
#define EPI_ADDRMAP_ERSZ_64KB 0x00000004 // 64 KB; lower address range:
|
|
// 0x0000 to 0xFFFF
|
|
#define EPI_ADDRMAP_ERSZ_16MB 0x00000008 // 16 MB; lower address range:
|
|
// 0x00.0000 to 0xFF.FFFF
|
|
#define EPI_ADDRMAP_ERSZ_256MB 0x0000000C // 256 MB; lower address range:
|
|
// 0x000.0000 to 0xFFF.FFFF
|
|
#define EPI_ADDRMAP_ERADR_M 0x00000003 // External RAM Address
|
|
#define EPI_ADDRMAP_ERADR_NONE 0x00000000 // Not mapped
|
|
#define EPI_ADDRMAP_ERADR_6000 0x00000001 // At 0x6000.0000
|
|
#define EPI_ADDRMAP_ERADR_8000 0x00000002 // At 0x8000.0000
|
|
#define EPI_ADDRMAP_ERADR_HBQS 0x00000003 // Only to be used with Host Bus
|
|
// quad chip select. In quad chip
|
|
// select mode, CS0n maps to
|
|
// 0x6000.0000 and CS1n maps to
|
|
// 0x8000.0000
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RSIZE0 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RSIZE0_SIZE_M 0x00000003 // Current Size
|
|
#define EPI_RSIZE0_SIZE_8BIT 0x00000001 // Byte (8 bits)
|
|
#define EPI_RSIZE0_SIZE_16BIT 0x00000002 // Half-word (16 bits)
|
|
#define EPI_RSIZE0_SIZE_32BIT 0x00000003 // Word (32 bits)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RADDR0 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RADDR0_ADDR_M 0xFFFFFFFF // Current Address
|
|
#define EPI_RADDR0_ADDR_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RPSTD0 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RPSTD0_POSTCNT_M 0x00001FFF // Post Count
|
|
#define EPI_RPSTD0_POSTCNT_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RSIZE1 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RSIZE1_SIZE_M 0x00000003 // Current Size
|
|
#define EPI_RSIZE1_SIZE_8BIT 0x00000001 // Byte (8 bits)
|
|
#define EPI_RSIZE1_SIZE_16BIT 0x00000002 // Half-word (16 bits)
|
|
#define EPI_RSIZE1_SIZE_32BIT 0x00000003 // Word (32 bits)
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RADDR1 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RADDR1_ADDR_M 0xFFFFFFFF // Current Address
|
|
#define EPI_RADDR1_ADDR_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RPSTD1 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RPSTD1_POSTCNT_M 0x00001FFF // Post Count
|
|
#define EPI_RPSTD1_POSTCNT_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_STAT register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_STAT_XFFULL 0x00000100 // External FIFO Full
|
|
#define EPI_STAT_XFEMPTY 0x00000080 // External FIFO Empty
|
|
#define EPI_STAT_INITSEQ 0x00000040 // Initialization Sequence
|
|
#define EPI_STAT_WBUSY 0x00000020 // Write Busy
|
|
#define EPI_STAT_NBRBUSY 0x00000010 // Non-Blocking Read Busy
|
|
#define EPI_STAT_ACTIVE 0x00000001 // Register Active
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RFIFOCNT register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RFIFOCNT_COUNT_M 0x0000000F // FIFO Count
|
|
#define EPI_RFIFOCNT_COUNT_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO0
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO0_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO0_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO1
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO1_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO1_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO2
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO2_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO2_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO3
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO3_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO3_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO4
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO4_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO4_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO5
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO5_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO5_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO6
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO6_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO6_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_READFIFO7
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_READFIFO7_DATA_M 0xFFFFFFFF // Reads Data
|
|
#define EPI_READFIFO7_DATA_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_FIFOLVL register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_FIFOLVL_WFERR 0x00020000 // Write Full Error
|
|
#define EPI_FIFOLVL_RSERR 0x00010000 // Read Stall Error
|
|
#define EPI_FIFOLVL_WRFIFO_M 0x00000070 // Write FIFO
|
|
#define EPI_FIFOLVL_WRFIFO_EMPT 0x00000000 // Interrupt is triggered while
|
|
// WRFIFO is empty.
|
|
#define EPI_FIFOLVL_WRFIFO_2 0x00000020 // Interrupt is triggered until
|
|
// there are only two slots
|
|
// available. Thus, trigger is
|
|
// deasserted when there are two
|
|
// WRFIFO entries present. This
|
|
// configuration is optimized for
|
|
// bursts of 2
|
|
#define EPI_FIFOLVL_WRFIFO_1 0x00000030 // Interrupt is triggered until
|
|
// there is one WRFIFO entry
|
|
// available. This configuration
|
|
// expects only single writes
|
|
#define EPI_FIFOLVL_WRFIFO_NFULL \
|
|
0x00000040 // Trigger interrupt when WRFIFO is
|
|
// not full, meaning trigger will
|
|
// continue to assert until there
|
|
// are four entries in the WRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_M 0x00000007 // Read FIFO
|
|
#define EPI_FIFOLVL_RDFIFO_EMPT 0x00000000 // Empty
|
|
#define EPI_FIFOLVL_RDFIFO_1 0x00000001 // Trigger when there are 1 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_2 0x00000002 // Trigger when there are 2 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_4 0x00000003 // Trigger when there are 4 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_6 0x00000004 // Trigger when there are 6 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_7 0x00000005 // Trigger when there are 7 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_8 0x00000006 // Trigger when there are 8 entries
|
|
// in the NBRFIFO
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_WFIFOCNT register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_WFIFOCNT_WTAV_M 0x00000007 // Available Write Transactions
|
|
#define EPI_WFIFOCNT_WTAV_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_DMATXCNT register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_DMATXCNT_TXCNT_M 0x0000FFFF // DMA Count
|
|
#define EPI_DMATXCNT_TXCNT_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_IM register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_IM_DMAWRIM 0x00000010 // Write uDMA Interrupt Mask
|
|
#define EPI_IM_DMARDIM 0x00000008 // Read uDMA Interrupt Mask
|
|
#define EPI_IM_WRIM 0x00000004 // Write FIFO Empty Interrupt Mask
|
|
#define EPI_IM_RDIM 0x00000002 // Read FIFO Full Interrupt Mask
|
|
#define EPI_IM_ERRIM 0x00000001 // Error Interrupt Mask
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_RIS register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_RIS_DMAWRRIS 0x00000010 // Write uDMA Raw Interrupt Status
|
|
#define EPI_RIS_DMARDRIS 0x00000008 // Read uDMA Raw Interrupt Status
|
|
#define EPI_RIS_WRRIS 0x00000004 // Write Raw Interrupt Status
|
|
#define EPI_RIS_RDRIS 0x00000002 // Read Raw Interrupt Status
|
|
#define EPI_RIS_ERRRIS 0x00000001 // Error Raw Interrupt Status
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_MIS register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_MIS_DMAWRMIS 0x00000010 // Write uDMA Masked Interrupt
|
|
// Status
|
|
#define EPI_MIS_DMARDMIS 0x00000008 // Read uDMA Masked Interrupt
|
|
// Status
|
|
#define EPI_MIS_WRMIS 0x00000004 // Write Masked Interrupt Status
|
|
#define EPI_MIS_RDMIS 0x00000002 // Read Masked Interrupt Status
|
|
#define EPI_MIS_ERRMIS 0x00000001 // Error Masked Interrupt Status
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_EISC register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_EISC_DMAWRIC 0x00000010 // Write uDMA Interrupt Clear
|
|
#define EPI_EISC_DMARDIC 0x00000008 // Read uDMA Interrupt Clear
|
|
#define EPI_EISC_WTFULL 0x00000004 // Write FIFO Full Error
|
|
#define EPI_EISC_RSTALL 0x00000002 // Read Stalled Error
|
|
#define EPI_EISC_TOUT 0x00000001 // Timeout Error
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8CFG3 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8CFG3_WRHIGH 0x00200000 // CS2n WRITE Strobe Polarity
|
|
#define EPI_HB8CFG3_RDHIGH 0x00100000 // CS2n READ Strobe Polarity
|
|
#define EPI_HB8CFG3_ALEHIGH 0x00080000 // CS2n ALE Strobe Polarity
|
|
#define EPI_HB8CFG3_WRWS_M 0x000000C0 // CS2n Write Wait States
|
|
#define EPI_HB8CFG3_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB8CFG3_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB8CFG3_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB8CFG3_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB8CFG3_RDWS_M 0x00000030 // CS2n Read Wait States
|
|
#define EPI_HB8CFG3_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB8CFG3_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB8CFG3_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB8CFG3_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB8CFG3_MODE_M 0x00000003 // CS2n Host Bus Sub-Mode
|
|
#define EPI_HB8CFG3_MODE_ADMUX 0x00000000 // ADMUX - AD[7:0]
|
|
#define EPI_HB8CFG3_MODE_AD 0x00000001 // ADNONMUX - D[7:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16CFG3 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16CFG3_WRHIGH 0x00200000 // CS2n WRITE Strobe Polarity
|
|
#define EPI_HB16CFG3_RDHIGH 0x00100000 // CS2n READ Strobe Polarity
|
|
#define EPI_HB16CFG3_ALEHIGH 0x00080000 // CS2n ALE Strobe Polarity
|
|
#define EPI_HB16CFG3_WRCRE 0x00040000 // CS2n PSRAM Configuration
|
|
// Register Write
|
|
#define EPI_HB16CFG3_RDCRE 0x00020000 // CS2n PSRAM Configuration
|
|
// Register Read
|
|
#define EPI_HB16CFG3_BURST 0x00010000 // CS2n Burst Mode
|
|
#define EPI_HB16CFG3_WRWS_M 0x000000C0 // CS2n Write Wait States
|
|
#define EPI_HB16CFG3_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB16CFG3_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB16CFG3_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB16CFG3_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB16CFG3_RDWS_M 0x00000030 // CS2n Read Wait States
|
|
#define EPI_HB16CFG3_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB16CFG3_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB16CFG3_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB16CFG3_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB16CFG3_MODE_M 0x00000003 // CS2n Host Bus Sub-Mode
|
|
#define EPI_HB16CFG3_MODE_ADMUX 0x00000000 // ADMUX - AD[15:0]
|
|
#define EPI_HB16CFG3_MODE_AD 0x00000001 // ADNONMUX - D[15:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16CFG4 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16CFG4_WRHIGH 0x00200000 // CS3n WRITE Strobe Polarity
|
|
#define EPI_HB16CFG4_RDHIGH 0x00100000 // CS3n READ Strobe Polarity
|
|
#define EPI_HB16CFG4_ALEHIGH 0x00080000 // CS3n ALE Strobe Polarity
|
|
#define EPI_HB16CFG4_WRCRE 0x00040000 // CS3n PSRAM Configuration
|
|
// Register Write
|
|
#define EPI_HB16CFG4_RDCRE 0x00020000 // CS3n PSRAM Configuration
|
|
// Register Read
|
|
#define EPI_HB16CFG4_BURST 0x00010000 // CS3n Burst Mode
|
|
#define EPI_HB16CFG4_WRWS_M 0x000000C0 // CS3n Write Wait States
|
|
#define EPI_HB16CFG4_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB16CFG4_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB16CFG4_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB16CFG4_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB16CFG4_RDWS_M 0x00000030 // CS3n Read Wait States
|
|
#define EPI_HB16CFG4_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB16CFG4_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB16CFG4_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB16CFG4_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB16CFG4_MODE_M 0x00000003 // CS3n Host Bus Sub-Mode
|
|
#define EPI_HB16CFG4_MODE_ADMUX 0x00000000 // ADMUX - AD[15:0]
|
|
#define EPI_HB16CFG4_MODE_AD 0x00000001 // ADNONMUX - D[15:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8CFG4 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8CFG4_WRHIGH 0x00200000 // CS3n WRITE Strobe Polarity
|
|
#define EPI_HB8CFG4_RDHIGH 0x00100000 // CS2n READ Strobe Polarity
|
|
#define EPI_HB8CFG4_ALEHIGH 0x00080000 // CS3n ALE Strobe Polarity
|
|
#define EPI_HB8CFG4_WRWS_M 0x000000C0 // CS3n Write Wait States
|
|
#define EPI_HB8CFG4_WRWS_2 0x00000000 // Active WRn is 2 EPI clocks
|
|
#define EPI_HB8CFG4_WRWS_4 0x00000040 // Active WRn is 4 EPI clocks
|
|
#define EPI_HB8CFG4_WRWS_6 0x00000080 // Active WRn is 6 EPI clocks
|
|
#define EPI_HB8CFG4_WRWS_8 0x000000C0 // Active WRn is 8 EPI clocks
|
|
#define EPI_HB8CFG4_RDWS_M 0x00000030 // CS3n Read Wait States
|
|
#define EPI_HB8CFG4_RDWS_2 0x00000000 // Active RDn is 2 EPI clocks
|
|
#define EPI_HB8CFG4_RDWS_4 0x00000010 // Active RDn is 4 EPI clocks
|
|
#define EPI_HB8CFG4_RDWS_6 0x00000020 // Active RDn is 6 EPI clocks
|
|
#define EPI_HB8CFG4_RDWS_8 0x00000030 // Active RDn is 8 EPI clocks
|
|
#define EPI_HB8CFG4_MODE_M 0x00000003 // CS3n Host Bus Sub-Mode
|
|
#define EPI_HB8CFG4_MODE_ADMUX 0x00000000 // ADMUX - AD[7:0]
|
|
#define EPI_HB8CFG4_MODE_AD 0x00000001 // ADNONMUX - D[7:0]
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8TIME register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8TIME_IRDYDLY_M 0x03000000 // CS0n Input Ready Delay
|
|
#define EPI_HB8TIME_CAPWIDTH_M 0x00003000 // CS0n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB8TIME_WRWSM 0x00000010 // Write Wait State Minus One
|
|
#define EPI_HB8TIME_RDWSM 0x00000001 // Read Wait State Minus One
|
|
#define EPI_HB8TIME_IRDYDLY_S 24
|
|
#define EPI_HB8TIME_CAPWIDTH_S 12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16TIME register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16TIME_IRDYDLY_M 0x03000000 // CS0n Input Ready Delay
|
|
#define EPI_HB16TIME_PSRAMSZ_M 0x00070000 // PSRAM Row Size
|
|
#define EPI_HB16TIME_PSRAMSZ_0 0x00000000 // No row size limitation
|
|
#define EPI_HB16TIME_PSRAMSZ_128B \
|
|
0x00010000 // 128 B
|
|
#define EPI_HB16TIME_PSRAMSZ_256B \
|
|
0x00020000 // 256 B
|
|
#define EPI_HB16TIME_PSRAMSZ_512B \
|
|
0x00030000 // 512 B
|
|
#define EPI_HB16TIME_PSRAMSZ_1KB \
|
|
0x00040000 // 1024 B
|
|
#define EPI_HB16TIME_PSRAMSZ_2KB \
|
|
0x00050000 // 2048 B
|
|
#define EPI_HB16TIME_PSRAMSZ_4KB \
|
|
0x00060000 // 4096 B
|
|
#define EPI_HB16TIME_PSRAMSZ_8KB \
|
|
0x00070000 // 8192 B
|
|
#define EPI_HB16TIME_CAPWIDTH_M 0x00003000 // CS0n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB16TIME_WRWSM 0x00000010 // Write Wait State Minus One
|
|
#define EPI_HB16TIME_RDWSM 0x00000001 // Read Wait State Minus One
|
|
#define EPI_HB16TIME_IRDYDLY_S 24
|
|
#define EPI_HB16TIME_CAPWIDTH_S 12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8TIME2 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8TIME2_IRDYDLY_M 0x03000000 // CS1n Input Ready Delay
|
|
#define EPI_HB8TIME2_CAPWIDTH_M 0x00003000 // CS1n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB8TIME2_WRWSM 0x00000010 // CS1n Write Wait State Minus One
|
|
#define EPI_HB8TIME2_RDWSM 0x00000001 // CS1n Read Wait State Minus One
|
|
#define EPI_HB8TIME2_IRDYDLY_S 24
|
|
#define EPI_HB8TIME2_CAPWIDTH_S 12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16TIME2
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16TIME2_IRDYDLY_M 0x03000000 // CS1n Input Ready Delay
|
|
#define EPI_HB16TIME2_PSRAMSZ_M 0x00070000 // PSRAM Row Size
|
|
#define EPI_HB16TIME2_PSRAMSZ_0 0x00000000 // No row size limitation
|
|
#define EPI_HB16TIME2_PSRAMSZ_128B \
|
|
0x00010000 // 128 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_256B \
|
|
0x00020000 // 256 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_512B \
|
|
0x00030000 // 512 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_1KB \
|
|
0x00040000 // 1024 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_2KB \
|
|
0x00050000 // 2048 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_4KB \
|
|
0x00060000 // 4096 B
|
|
#define EPI_HB16TIME2_PSRAMSZ_8KB \
|
|
0x00070000 // 8192 B
|
|
#define EPI_HB16TIME2_CAPWIDTH_M \
|
|
0x00003000 // CS1n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB16TIME2_WRWSM 0x00000010 // CS1n Write Wait State Minus One
|
|
#define EPI_HB16TIME2_RDWSM 0x00000001 // CS1n Read Wait State Minus One
|
|
#define EPI_HB16TIME2_IRDYDLY_S 24
|
|
#define EPI_HB16TIME2_CAPWIDTH_S \
|
|
12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16TIME3
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16TIME3_IRDYDLY_M 0x03000000 // CS2n Input Ready Delay
|
|
#define EPI_HB16TIME3_PSRAMSZ_M 0x00070000 // PSRAM Row Size
|
|
#define EPI_HB16TIME3_PSRAMSZ_0 0x00000000 // No row size limitation
|
|
#define EPI_HB16TIME3_PSRAMSZ_128B \
|
|
0x00010000 // 128 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_256B \
|
|
0x00020000 // 256 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_512B \
|
|
0x00030000 // 512 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_1KB \
|
|
0x00040000 // 1024 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_2KB \
|
|
0x00050000 // 2048 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_4KB \
|
|
0x00060000 // 4096 B
|
|
#define EPI_HB16TIME3_PSRAMSZ_8KB \
|
|
0x00070000 // 8192 B
|
|
#define EPI_HB16TIME3_CAPWIDTH_M \
|
|
0x00003000 // CS2n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB16TIME3_WRWSM 0x00000010 // CS2n Write Wait State Minus One
|
|
#define EPI_HB16TIME3_RDWSM 0x00000001 // CS2n Read Wait State Minus One
|
|
#define EPI_HB16TIME3_IRDYDLY_S 24
|
|
#define EPI_HB16TIME3_CAPWIDTH_S \
|
|
12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8TIME3 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8TIME3_IRDYDLY_M 0x03000000 // CS2n Input Ready Delay
|
|
#define EPI_HB8TIME3_CAPWIDTH_M 0x00003000 // CS2n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB8TIME3_WRWSM 0x00000010 // CS2n Write Wait State Minus One
|
|
#define EPI_HB8TIME3_RDWSM 0x00000001 // CS2n Read Wait State Minus One
|
|
#define EPI_HB8TIME3_IRDYDLY_S 24
|
|
#define EPI_HB8TIME3_CAPWIDTH_S 12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB8TIME4 register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB8TIME4_IRDYDLY_M 0x03000000 // CS3n Input Ready Delay
|
|
#define EPI_HB8TIME4_CAPWIDTH_M 0x00003000 // CS3n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB8TIME4_WRWSM 0x00000010 // CS3n Write Wait State Minus One
|
|
#define EPI_HB8TIME4_RDWSM 0x00000001 // CS3n Read Wait State Minus One
|
|
#define EPI_HB8TIME4_IRDYDLY_S 24
|
|
#define EPI_HB8TIME4_CAPWIDTH_S 12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HB16TIME4
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HB16TIME4_IRDYDLY_M 0x03000000 // CS3n Input Ready Delay
|
|
#define EPI_HB16TIME4_PSRAMSZ_M 0x00070000 // PSRAM Row Size
|
|
#define EPI_HB16TIME4_PSRAMSZ_0 0x00000000 // No row size limitation
|
|
#define EPI_HB16TIME4_PSRAMSZ_128B \
|
|
0x00010000 // 128 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_256B \
|
|
0x00020000 // 256 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_512B \
|
|
0x00030000 // 512 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_1KB \
|
|
0x00040000 // 1024 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_2KB \
|
|
0x00050000 // 2048 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_4KB \
|
|
0x00060000 // 4096 B
|
|
#define EPI_HB16TIME4_PSRAMSZ_8KB \
|
|
0x00070000 // 8192 B
|
|
#define EPI_HB16TIME4_CAPWIDTH_M \
|
|
0x00003000 // CS3n Inter-transfer Capture
|
|
// Width
|
|
#define EPI_HB16TIME4_WRWSM 0x00000010 // CS3n Write Wait State Minus One
|
|
#define EPI_HB16TIME4_RDWSM 0x00000001 // CS3n Read Wait State Minus One
|
|
#define EPI_HB16TIME4_IRDYDLY_S 24
|
|
#define EPI_HB16TIME4_CAPWIDTH_S \
|
|
12
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are defines for the bit fields in the EPI_O_HBPSRAM register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_HBPSRAM_CR_M 0x001FFFFF // PSRAM Config Register
|
|
#define EPI_HBPSRAM_CR_S 0
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following definitions are deprecated.
|
|
//
|
|
//*****************************************************************************
|
|
#ifndef DEPRECATED
|
|
|
|
//*****************************************************************************
|
|
//
|
|
// The following are deprecated defines for the bit fields in the EPI_O_FIFOLVL
|
|
// register.
|
|
//
|
|
//*****************************************************************************
|
|
#define EPI_FIFOLVL_WRFIFO_1_4 0x00000020 // Trigger when there are up to 3
|
|
// spaces available in the WFIFO
|
|
#define EPI_FIFOLVL_WRFIFO_1_2 0x00000030 // Trigger when there are up to 2
|
|
// spaces available in the WFIFO
|
|
#define EPI_FIFOLVL_WRFIFO_3_4 0x00000040 // Trigger when there is 1 space
|
|
// available in the WFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_1_8 0x00000001 // Trigger when there are 1 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_1_4 0x00000002 // Trigger when there are 2 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_1_2 0x00000003 // Trigger when there are 4 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_3_4 0x00000004 // Trigger when there are 6 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_7_8 0x00000005 // Trigger when there are 7 or more
|
|
// entries in the NBRFIFO
|
|
#define EPI_FIFOLVL_RDFIFO_FULL 0x00000006 // Trigger when there are 8 entries
|
|
// in the NBRFIFO
|
|
|
|
#endif
|
|
|
|
#endif // __HW_EPI_H__
|