55 lines
1.3 KiB
C
55 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2018-11-5 SummerGift first version
|
|
*/
|
|
|
|
#ifndef __BOARD_H__
|
|
#define __BOARD_H__
|
|
|
|
#include <stm32l4xx.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#define STM32_FLASH_START_ADRESS ((uint32_t)0x08000000)
|
|
#define STM32_FLASH_SIZE (512 * 1024)
|
|
#define STM32_FLASH_END_ADDRESS ((uint32_t)(STM32_FLASH_START_ADRESS + STM32_FLASH_SIZE))
|
|
|
|
#define STM32_SRAM1_SIZE (96)
|
|
#define STM32_SRAM1_START (0x20000000)
|
|
#define STM32_SRAM1_END (STM32_SRAM1_START + STM32_SRAM1_SIZE * 1024)
|
|
|
|
#if defined(__ARMCC_VERSION)
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
|
#define HEAP_BEGIN ((void *)&Image$$RW_IRAM1$$ZI$$Limit)
|
|
#elif __ICCARM__
|
|
#pragma section="CSTACK"
|
|
#define HEAP_BEGIN (__segment_end("CSTACK"))
|
|
#else
|
|
extern int __bss_end;
|
|
#define HEAP_BEGIN ((void *)&__bss_end)
|
|
#endif
|
|
|
|
#define HEAP_END STM32_SRAM1_END
|
|
|
|
void SystemClock_Config(void);
|
|
void SystemClock_MSI_ON(void);
|
|
void SystemClock_MSI_OFF(void);
|
|
void SystemClock_80M(void);
|
|
void SystemClock_24M(void);
|
|
void SystemClock_2M(void);
|
|
void SystemClock_ReConfig(uint8_t mode);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|
|
|