2 Debug ARM 1 General 3 20 1 1 ExePath Debug\Exe ObjPath Debug\Obj ListPath Debug\List Variant 18 37 GEndianMode 0 Input variant 1 0 Input description Full formatting. Output variant 0 0 Output description Full formatting. GOutputBinary 0 FPU 2 0 OGCoreOrChip 1 GRuntimeLibSelect 0 1 GRuntimeLibSelectSlave 0 1 RTDescription Use the normal configuration of the C/C++ runtime library. No locale interface, C locale, no file descriptor support, no multibytes in printf and scanf, and no hex floats in strtod. OGProductVersion 6.10.3.52260 OGLastSavedByProductVersion 6.10.3.52260 GeneralEnableMisra 0 GeneralMisraVerbose 0 OGChipSelectEditMenu LPC1768 NXP LPC1768 GenLowLevelInterface 1 GEndianModeBE 1 OGBufferedTerminalOutput 0 GenStdoutInterface 0 GeneralMisraRules98 0 1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111 GeneralMisraVer 0 GeneralMisraRules04 0 111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111 RTConfigPath2 $TOOLKIT_DIR$\INC\c\DLib_Config_Normal.h GFPUCoreSlave 18 37 GBECoreSlave 18 37 ICCARM 2 26 1 1 CCDefines __RTTHREAD__ CCPreprocFile 0 CCPreprocComments 0 CCPreprocLine 0 CCListCFile 0 CCListCMnemonics 0 CCListCMessages 0 CCListAssFile 0 CCListAssSource 0 CCEnableRemarks 0 CCDiagSuppress Pa050 CCDiagRemark CCDiagWarning CCDiagError CCObjPrefix 1 CCAllowList 1 0000000 CCDebugInfo 1 IEndianMode 1 IProcessor 1 IExtraOptionsCheck 0 IExtraOptions CCLangConformance 0 CCSignedPlainChar 1 CCRequirePrototypes 0 CCMultibyteSupport 0 CCDiagWarnAreErr 0 CCCompilerRuntimeInfo 0 IFpuProcessor 1 OutputFile $FILE_BNAME$.o CCLibConfigHeader 1 PreInclude CompilerMisraOverride 0 CCIncludePath2 $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src $PROJ_DIR$\..\..\include $PROJ_DIR$\CMSIS\CM3\DeviceSupport\NXP\LPC17xx $PROJ_DIR$\drivers $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\ipv4 $PROJ_DIR$\. $PROJ_DIR$\applications $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\netif $PROJ_DIR$\..\..\libcpu\arm\cortex-m3 $PROJ_DIR$\CMSIS\CMSIS\Include $PROJ_DIR$\..\..\libcpu\arm\common $PROJ_DIR$\..\..\components\finsh $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\posix $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\arch\include $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include CCStdIncCheck 0 CCCodeSection .text IInterwork2 0 IProcessorMode2 1 CCOptLevel 1 CCOptStrategy 0 0 CCOptLevelSlave 1 CompilerMisraRules98 0 1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111 CompilerMisraRules04 0 111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111 CCPosIndRopi 0 CCPosIndRwpi 0 CCPosIndNoDynInit 0 IccLang 0 IccCDialect 1 IccAllowVLA 0 IccCppDialect 1 IccExceptions 1 IccRTTI 1 IccStaticDestr 1 IccRelaxedFpPrecision 0 IccCppInlineSemantics 0 AARM 2 8 1 1 AObjPrefix 1 AEndian 1 ACaseSensitivity 1 MacroChars 0 0 AWarnEnable 0 AWarnWhat 0 AWarnOne AWarnRange1 AWarnRange2 ADebug 1 AltRegisterNames 0 ADefines AList 0 AListHeader 1 AListing 1 Includes 0 MacDefs 0 MacExps 1 MacExec 0 OnlyAssed 0 MultiLine 0 PageLengthCheck 0 PageLength 80 TabSpacing 8 AXRef 0 AXRefDefines 0 AXRefInternal 0 AXRefDual 0 AProcessor 1 AFpuProcessor 1 AOutputFile $FILE_BNAME$.o AMultibyteSupport 0 ALimitErrorsCheck 0 ALimitErrorsEdit 100 AIgnoreStdInclude 0 AUserIncludes AExtraOptionsCheckV2 0 AExtraOptionsV2 OBJCOPY 0 1 1 1 OOCOutputFormat 2 0 OCOutputOverride 0 OOCOutputFile project.srec OOCCommandLineProducer 1 OOCObjCopyEnable 0 CUSTOM 3 BICOMP 0 BUILDACTION 1 ILINK 0 11 1 1 IlinkLibIOConfig 1 XLinkMisraHandler 0 IlinkInputFileSlave 0 IlinkOutputFile project.out IlinkDebugInfoEnable 1 IlinkKeepSymbols IlinkRawBinaryFile IlinkRawBinarySymbol IlinkRawBinarySegment IlinkRawBinaryAlign IlinkDefines IlinkConfigDefines IlinkMapFile 0 IlinkLogFile 0 IlinkLogInitialization 0 IlinkLogModule 0 IlinkLogSection 0 IlinkLogVeneer 0 IlinkIcfOverride 1 IlinkIcfFile $PROJ_DIR$\rtthread-lpc17xx.icf IlinkIcfFileSlave IlinkEnableRemarks 0 IlinkSuppressDiags IlinkTreatAsRem IlinkTreatAsWarn IlinkTreatAsErr IlinkWarningsAreErrors 0 IlinkUseExtraOptions 0 IlinkExtraOptions IlinkLowLevelInterfaceSlave 1 IlinkAutoLibEnable 1 IlinkAdditionalLibs IlinkOverrideProgramEntryLabel 0 IlinkProgramEntryLabelSelect 0 IlinkProgramEntryLabel __iar_program_start DoFill 0 FillerByte 0xFF FillerStart 0x0 FillerEnd 0x0 CrcSize 0 1 CrcAlign 1 CrcAlgo 1 CrcPoly 0x11021 CrcCompl 0 0 CrcBitOrder 0 0 CrcInitialValue 0x0 DoCrc 0 IlinkBE8Slave 1 IlinkBufferedTerminalOutput 1 IlinkStdoutInterfaceSlave 1 CrcFullSize 0 IlinkIElfToolPostProcess 0 IlinkLogAutoLibSelect 0 IlinkLogRedirSymbols 0 IlinkLogUnusedFragments 0 IlinkCrcReverseByteOrder 0 IlinkCrcUseAsInput 1 IlinkOptInline 0 IlinkOptExceptionsAllow 1 IlinkOptExceptionsForce 0 IARCHIVE 0 0 1 1 IarchiveInputs IarchiveOverride 0 IarchiveOutput ###Unitialized### BILINK 0 Release ARM 0 General 3 20 1 0 ExePath Release\Exe ObjPath Release\Obj ListPath Release\List Variant 18 0 GEndianMode 0 Input variant 1 0 Input description Output variant 0 0 Output description GOutputBinary 0 FPU 2 0 OGCoreOrChip 0 GRuntimeLibSelect 0 1 GRuntimeLibSelectSlave 0 1 RTDescription OGProductVersion 6.10.3.52260 OGLastSavedByProductVersion GeneralEnableMisra 0 GeneralMisraVerbose 0 OGChipSelectEditMenu GenLowLevelInterface 0 GEndianModeBE 0 OGBufferedTerminalOutput 0 GenStdoutInterface 0 GeneralMisraRules98 0 1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111 GeneralMisraVer 0 GeneralMisraRules04 0 111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111 RTConfigPath2 GFPUCoreSlave 18 1 GBECoreSlave 18 1 ICCARM 2 26 1 0 CCDefines NDEBUG __RTTHREAD__ CCPreprocFile 0 CCPreprocComments 0 CCPreprocLine 0 CCListCFile 0 CCListCMnemonics 0 CCListCMessages 0 CCListAssFile 0 CCListAssSource 0 CCEnableRemarks 0 CCDiagSuppress CCDiagRemark CCDiagWarning CCDiagError CCObjPrefix 1 CCAllowList 1 1111111 CCDebugInfo 0 IEndianMode 1 IProcessor 1 IExtraOptionsCheck 0 IExtraOptions CCLangConformance 0 CCSignedPlainChar 1 CCRequirePrototypes 0 CCMultibyteSupport 0 CCDiagWarnAreErr 0 CCCompilerRuntimeInfo 0 IFpuProcessor 1 OutputFile CCLibConfigHeader 1 PreInclude CompilerMisraOverride 0 CCIncludePath2 $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src $PROJ_DIR$\..\..\include $PROJ_DIR$\CMSIS\CM3\DeviceSupport\NXP\LPC17xx $PROJ_DIR$\drivers $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\ipv4 $PROJ_DIR$\. $PROJ_DIR$\applications $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\netif $PROJ_DIR$\..\..\libcpu\arm\cortex-m3 $PROJ_DIR$\CMSIS\CMSIS\Include $PROJ_DIR$\..\..\libcpu\arm\common $PROJ_DIR$\..\..\components\finsh $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include\posix $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\arch\include $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\include CCStdIncCheck 0 CCCodeSection .text IInterwork2 0 IProcessorMode2 1 CCOptLevel 3 CCOptStrategy 0 0 CCOptLevelSlave 1 CompilerMisraRules98 0 1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111 CompilerMisraRules04 0 111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111 CCPosIndRopi 0 CCPosIndRwpi 0 CCPosIndNoDynInit 0 IccLang 0 IccCDialect 1 IccAllowVLA 0 IccCppDialect 1 IccExceptions 1 IccRTTI 1 IccStaticDestr 1 IccRelaxedFpPrecision 0 IccCppInlineSemantics 0 AARM 2 8 1 0 AObjPrefix 1 AEndian 1 ACaseSensitivity 1 MacroChars 0 0 AWarnEnable 0 AWarnWhat 0 AWarnOne AWarnRange1 AWarnRange2 ADebug 0 AltRegisterNames 0 ADefines AList 0 AListHeader 1 AListing 1 Includes 0 MacDefs 0 MacExps 1 MacExec 0 OnlyAssed 0 MultiLine 0 PageLengthCheck 0 PageLength 80 TabSpacing 8 AXRef 0 AXRefDefines 0 AXRefInternal 0 AXRefDual 0 AProcessor 1 AFpuProcessor 1 AOutputFile AMultibyteSupport 0 ALimitErrorsCheck 0 ALimitErrorsEdit 100 AIgnoreStdInclude 0 AUserIncludes AExtraOptionsCheckV2 0 AExtraOptionsV2 OBJCOPY 0 1 1 0 OOCOutputFormat 2 0 OCOutputOverride 0 OOCOutputFile OOCCommandLineProducer 1 OOCObjCopyEnable 0 CUSTOM 3 BICOMP 0 BUILDACTION 1 ILINK 0 11 1 0 IlinkLibIOConfig 1 XLinkMisraHandler 0 IlinkInputFileSlave 0 IlinkOutputFile ###Unitialized### IlinkDebugInfoEnable 1 IlinkKeepSymbols IlinkRawBinaryFile IlinkRawBinarySymbol IlinkRawBinarySegment IlinkRawBinaryAlign IlinkDefines IlinkConfigDefines IlinkMapFile 0 IlinkLogFile 0 IlinkLogInitialization 0 IlinkLogModule 0 IlinkLogSection 0 IlinkLogVeneer 0 IlinkIcfOverride 0 IlinkIcfFile lnk0t.icf IlinkIcfFileSlave IlinkEnableRemarks 0 IlinkSuppressDiags IlinkTreatAsRem IlinkTreatAsWarn IlinkTreatAsErr IlinkWarningsAreErrors 0 IlinkUseExtraOptions 0 IlinkExtraOptions IlinkLowLevelInterfaceSlave 1 IlinkAutoLibEnable 1 IlinkAdditionalLibs IlinkOverrideProgramEntryLabel 0 IlinkProgramEntryLabelSelect 0 IlinkProgramEntryLabel DoFill 0 FillerByte 0xFF FillerStart 0x0 FillerEnd 0x0 CrcSize 0 1 CrcAlign 1 CrcAlgo 1 CrcPoly 0x11021 CrcCompl 0 0 CrcBitOrder 0 0 CrcInitialValue 0x0 DoCrc 0 IlinkBE8Slave 1 IlinkBufferedTerminalOutput 1 IlinkStdoutInterfaceSlave 1 CrcFullSize 0 IlinkIElfToolPostProcess 0 IlinkLogAutoLibSelect 0 IlinkLogRedirSymbols 0 IlinkLogUnusedFragments 0 IlinkCrcReverseByteOrder 0 IlinkCrcUseAsInput 1 IlinkOptInline 1 IlinkOptExceptionsAllow 1 IlinkOptExceptionsForce 0 IARCHIVE 0 0 1 0 IarchiveInputs IarchiveOverride 0 IarchiveOutput ###Unitialized### BILINK 0 Applications $PROJ_DIR$\applications\application.c $PROJ_DIR$\applications\platform.c $PROJ_DIR$\applications\startup.c CMSIS $PROJ_DIR$\CMSIS\CM3\DeviceSupport\NXP\LPC17xx\system_LPC17xx.c $PROJ_DIR$\CMSIS\CM3\DeviceSupport\NXP\LPC17xx\startup\iar\startup_LPC17xx.s CPU $PROJ_DIR$\..\..\libcpu\arm\common\backtrace.c $PROJ_DIR$\..\..\libcpu\arm\common\div0.c $PROJ_DIR$\..\..\libcpu\arm\common\showmem.c $PROJ_DIR$\..\..\libcpu\arm\cortex-m3\cpuport.c $PROJ_DIR$\..\..\libcpu\arm\cortex-m3\context_iar.S Drivers $PROJ_DIR$\drivers\board.c $PROJ_DIR$\drivers\emac.c $PROJ_DIR$\drivers\led.c $PROJ_DIR$\drivers\spi.c $PROJ_DIR$\drivers\uart.c finsh $PROJ_DIR$\..\..\components\finsh\shell.c $PROJ_DIR$\..\..\components\finsh\cmd.c $PROJ_DIR$\..\..\components\finsh\finsh_compiler.c $PROJ_DIR$\..\..\components\finsh\finsh_error.c $PROJ_DIR$\..\..\components\finsh\finsh_heap.c $PROJ_DIR$\..\..\components\finsh\finsh_init.c $PROJ_DIR$\..\..\components\finsh\finsh_node.c $PROJ_DIR$\..\..\components\finsh\finsh_ops.c $PROJ_DIR$\..\..\components\finsh\finsh_parser.c $PROJ_DIR$\..\..\components\finsh\finsh_var.c $PROJ_DIR$\..\..\components\finsh\finsh_vm.c $PROJ_DIR$\..\..\components\finsh\finsh_token.c Kernel $PROJ_DIR$\..\..\src\clock.c $PROJ_DIR$\..\..\src\components.c $PROJ_DIR$\..\..\src\device.c $PROJ_DIR$\..\..\src\idle.c $PROJ_DIR$\..\..\src\ipc.c $PROJ_DIR$\..\..\src\irq.c $PROJ_DIR$\..\..\src\kservice.c $PROJ_DIR$\..\..\src\mem.c $PROJ_DIR$\..\..\src\memheap.c $PROJ_DIR$\..\..\src\mempool.c $PROJ_DIR$\..\..\src\object.c $PROJ_DIR$\..\..\src\scheduler.c $PROJ_DIR$\..\..\src\signal.c $PROJ_DIR$\..\..\src\thread.c $PROJ_DIR$\..\..\src\timer.c lwIP $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\arch\sys_arch.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\api_lib.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\api_msg.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\err.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\netbuf.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\netdb.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\netifapi.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\sockets.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\api\tcpip.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\def.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\dns.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\inet_chksum.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\init.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ip.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\memp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\netif.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\pbuf.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\raw.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\stats.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\sys.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\tcp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\tcp_in.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\tcp_out.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\timeouts.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\udp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\netif\ethernet.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\netif\ethernetif.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\netif\lowpan6.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\autoip.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\dhcp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\etharp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\icmp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\igmp.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4_addr.c $PROJ_DIR$\..\..\components\net\lwip-2.0.2\src\core\ipv4\ip4_frag.c