aa08164cb3
[libcpu] Sconscript: fix spell srror.
2018-06-04 14:23:54 +08:00
099062de78
[tools][building] Add ASFLAGS in DefineGroup.
2018-06-04 14:18:31 +08:00
7a1f8ee1c4
[libcpu][arm][arm926] Using C header file to define stack and heap size.
2018-06-04 13:34:45 +08:00
32c5b2515f
[libcpu] add risc-v e310 porting
2018-05-31 14:53:26 +08:00
fe691c2ab3
Merge pull request #1484 from TanekLiang/riscv-update
...
remove hifive1 bsp and risc-v/e310 porting
2018-05-29 16:20:39 +08:00
46b9be6038
[libcpu] remove nds32 porting
2018-05-29 12:59:54 +08:00
5faae3350c
[libcpu] remove libcpu/risc-v
2018-05-29 12:59:13 +08:00
330bdf6989
[bsp/ls1cdev]跟上一提交，漏提两个文件
2018-05-12 19:36:08 +08:00
9a7caed323
[bsp/ls1cdev]添加自引导特性，添加配置选项
...
1、添加自引导特性，添加配置选项
2、修复cpuport.c的bug
3、修复ls1c_pin.c不能默认复用的bug
2018-05-12 19:33:32 +08:00
dd1041bb7f
[libcpu]: fixed #1196 FPU FPCA issue.
2018-01-31 18:54:11 +08:00
d78f5eb674
Merge pull request #1124 from SummerGGift/add_arm_8-byte_alignment
...
[libcpu]: add 8-byte alignment for arm architecture && optimize code …
2017-12-21 17:07:34 +08:00
fc7a5abc76
[libcpu]: add 8-byte alignment for arm architecture && optimize code format
2017-12-21 16:37:38 +08:00
cc75366fda
Merge pull request #1123 from SummerGGift/8-byte_alignment
...
[libcpu]: add 8-byte alignment for armv6 architecture
2017-12-21 15:36:21 +08:00
336207ad31
[libcpu]: add 8-byte alignment for armv6 architecture
2017-12-21 15:35:48 +08:00
a4a85a28da
[libcpu]:optimize code format
2017-12-21 15:14:23 +08:00
e7b1786759
[libcpu]:optimize code format
2017-12-21 14:55:34 +08:00
15715692d2
[libcpu]: add 8-byte alignment for armv6 architecture
2017-12-21 10:13:47 +08:00
bb46058d8e
[libcpu] Add ARCH_ARM_ARM9/11 type
2017-12-19 17:39:23 +08:00
eb72d19179
[libcpu] add volatile for __asm.
2017-11-22 09:54:36 +08:00
2488624a18
[libcpu] add volatile for asm (" mcr ") or asm (" mrc ") instruct.
2017-11-22 09:54:27 +08:00
afc2256d01
[libcpu]Support x1000 CPU
2017-11-10 19:50:14 +08:00
f6170a6e5b
[BSP] add i.MX 6UL BSP
2017-11-01 13:30:17 +08:00
756bfcc5e2
Update Kconfig.
...
1. Add IPADDR/GWADDR etc;
2. Add Kconfig for libcpu.
2017-10-31 09:54:23 +08:00
6085f6826d
[bsp][at91sam9260] Fix the problem of the finsh function failure by using component initialization.
2017-10-19 23:46:17 +08:00
5e3b3b19a6
[BSP] change the type of cmd.
...
1. Change the type of cmd to 'int';
2. Remove RT_LWIP_USING_RT_MEM macro;
2017-10-16 13:23:03 +08:00
f8a1bf6fd8
[libcpu] code cleanup for nds32.
2017-10-09 18:06:58 +08:00
c2f028ed8d
Update cpuport.c
2017-10-06 11:43:50 +08:00
ea18ef60ed
Merge pull request #826 from ArcherChang/master
...
[BSP] Add Andes N1068 porting and simple bsp.
2017-10-06 11:03:02 +08:00
0d193254f8
Merge pull request #845 from caogos/master
...
[BSP] Add FPU option for loongson1c.
2017-09-14 17:06:11 +08:00
574e22bdbd
在配置文件“rtconfig.h”中增加硬浮点FPU的配置项，
...
浮点经常会用到，所以默认使用硬浮点。
2017-09-13 15:21:09 +08:00
cb247e913f
update libcpu: cortex-m0 fault handlers always enable.
2017-09-01 10:22:55 +08:00
2ac493698b
[BSP] cleanup for hifive1 bsp.
2017-08-26 11:02:39 +08:00
652ea85a39
[1] Andes N1068体系移植
...
a. Libc改用官方版本（工具链附带版本）；
b. 去除未使用文件；
2017-08-25 14:25:35 +08:00
b9ebd183ae
Merge pull request #827 from caogos/master
...
[BSP] Add EMAC driver in loongson1C (ported by chinesebear, https://github.com/chinesebear/rtt-net )
2017-08-25 11:07:34 +08:00
921fbfbc21
[1] 添加Andes N1068体系；
...
[2] 基于AE210P EVB板；
[3] 详细信息参阅bsp/AE210P/readme文件夹；
《Andes工程创建和调试》文档；等。
2017-08-25 10:25:33 +08:00
9bbc4e5e6b
update cortex-m libcpu: fixed compile error.
2017-08-23 16:13:51 +08:00
838c63f365
添加龙芯1C片内网卡的驱动（原创作者是chinesebear， https://github.com/chinesebear/rtt-net）
2017-08-23 15:46:51 +08:00
9b7303e511
update libcpu: ensure fault enable.
2017-08-18 11:12:58 +08:00
4626b19ead
Merge pull request #784 from zhangjun1996/master
...
[BSP] add bsp for sifive(risc-v e310).
2017-08-10 16:51:59 +08:00
7129d77bee
增加龙芯1c硬浮点的支持（可以使用硬浮点了）
2017-08-10 15:35:03 +08:00
72cfe9dd68
modify： drivers/cpuusage.c
...
modify： ../../libcpu/risc-v/e310/stack.c
rmove unused macro definition
modify： ../../src/idle.c
Return to the original version
2017-07-31 12:05:45 +08:00
0cd49e7c4a
Merge branch 'master' of https://github.com/RT-Thread/rt-thread
...
add new bsp for risc-v
2017-07-31 11:27:46 +08:00
e9f1bdf2da
new file： ../../libcpu/risc-v/e310/trap.c
...
add file that forget to submit before
auto change timer mtimercmp register on the base of RT_TICK_PER_SECOND in rtconfig.h
no flashing led
new file： ../../src/idle.c
recover old file
2017-07-31 11:12:28 +08:00
a5305c05df
fix bug in context_gcc.s and start_gcc.s:
...
save mie into stack
msh running normaly
2017-07-31 10:59:59 +08:00
b032dff161
fix bug in rt_hw_context_switch_interrupt_do
...
save sp to old thread
clear rt_thread_switch_interrupt_flag
always enable interrupt after rt_hw_context_switch
judeg the type of interrupt in trap_entry, then call handler(Machine timer interrupt of Machine external interrupt)
2017-07-30 19:46:28 +08:00
2d56a27c20
修改： ../../libcpu/risc-v/e310/context_gcc.S
...
enable interrupt after return form rt_hw_context_switch
2017-07-30 15:34:32 +08:00
3c51848d33
fix trap_entry
2017-07-29 15:37:20 +08:00
b80f83f360
modified: ../../libcpu/risc-v/e310/context_gcc.S
...
fix open timer intrrupt
2017-07-26 16:27:54 +08:00
98a6896cfa
remove "csrrc a5, mstatus, MSTATUS_MIE" in rt_hw_interrupt_enable();
...
it will lead to interrupt again in interrupt
2017-07-26 16:07:01 +08:00
358612c8a2
支持GPIO中断（外部中断）
2017-07-20 17:35:03 +08:00
ArdaFu
liang yongxiang
Bernard Xiong
zhuangwei123
aozima
SummerGift
tangyuxin
bernard
weety
勤为本
ArcherChang
zhangjun