wirano
|
d56452e662
|
fix: remove extra space at the end of files
|
2024-07-29 13:18:28 +08:00 |
wirano
|
229b2bffec
|
uart: add support for gd32h7xx
|
2024-07-29 13:18:28 +08:00 |
wirano
|
ab2e98aacf
|
gpio: add gd32h7xx support
|
2024-07-29 13:18:28 +08:00 |
wirano
|
36dd0b74c8
|
add GD32H7xx library
|
2024-07-29 13:18:28 +08:00 |
Junjie Wang
|
b632dc1aaf
|
[bsp][gd32] 修复串口驱动中由于可能的中断嵌套而导致RB索引异常的问题
|
2024-05-02 18:57:18 -04:00 |
LZerro
|
f190cba0ab
|
[i2c] adjust the timing for I2C initialization
|
2024-04-29 20:46:12 -04:00 |
Meco Man
|
3782127116
|
[bsp] format drivers code
|
2024-03-24 09:18:25 +08:00 |
Meco Man
|
6a9c42a19d
|
[bsp][drv_gpio] fix the error code return when pin number is illegal
|
2024-03-24 09:18:25 +08:00 |
kk
|
2549b82bd6
|
[pin] pin_read/write rt_uint8_t to rt_ssize_t
|
2024-03-23 14:50:31 -04:00 |
Evlers
|
e25f287ff3
|
[bsp][gd32][drivers] add serial v2 and dma driver support
|
2024-03-20 21:19:26 -04:00 |
Yaochenger
|
d3aedc7bf2
|
[bsp][gd32]Update mdk project
|
2024-03-20 02:30:16 -04:00 |
Jiangrunnan
|
4cbc1a41f6
|
[GD32_ARM] Fix bugs in drv_adc when enable multiple channel.
|
2024-02-19 01:24:37 -05:00 |
yuanzihao
|
b87b4cbde5
|
[BSP][GD32]add gd32407v-lckfb (#8496)
|
2024-01-21 01:13:30 +08:00 |
kurisaw
|
345ce24e31
|
[bsp][renesas] RTduino configuration update
sync update
some optimize
[bsp][driver] Updates the naming convention of the i2c configuration item
|
2024-01-18 11:57:51 +08:00 |
yuanzihao
|
5b36522b48
|
[bsp][gd32]添加 立创开发板 GD32F470 的 SDRAM驱动,从STM32的drv_sdram.c修改而来
|
2023-08-20 23:47:59 -04:00 |
ZengJianwei
|
ab8caed1a3
|
[bsp][gd32]添加 GD32F303 的 pwm 驱动
|
2023-06-06 21:06:43 -04:00 |
JasonCang
|
1c7e7738a7
|
[bsp][gd32]fixed sf probe error
|
2023-06-03 20:27:16 -04:00 |
forest-rain
|
014f885d9c
|
[gd32][spi] add spi3\spi4 support and rt_hw_spi_device_attach
|
2023-05-17 00:59:12 -04:00 |
Placebo27
|
538158bf20
|
[bsp] fix mismatched function types in rt_pin_ops for all drv_gpio.c (#7457)
|
2023-05-08 23:35:27 -04:00 |
7YZ7
|
501b22aabe
|
[HUST CSE] Fix many abnormal symbols in annotations and format code
|
2023-04-17 22:26:23 -04:00 |
Meco Man
|
0f461e870c
|
[errno code][-RT_ERROR] fix that use RT_ERROR without -
|
2023-03-20 00:06:16 -04:00 |
Meco Man
|
2cc9bd876e
|
[error code][-RT_EIO] fix that use RT_EIO without -
|
2023-03-16 20:20:37 -04:00 |
yuanzihao
|
23786ee481
|
[GD32]add gd32470z-lckfb (#7022)
* --复制gd32450z-eval 作为立创梁山派 gd32470z-lckfb的模板进行移植
* -修改模板keil工程的配置,IROM需要注意总共为1024k,分为Code area 和Data area ,IRAM1为 : 512K-64K=448K=458752=0x70000。
-重新用ENV生成编译固件
片上SRAM可分为4块,分别为SRAM0(112KB)、SRAM1(16KB)、SRAM2(64KB)和TCMSRAM(64KB)。SRAM0、SRAM1和SRAM2可以被所有的AHB主机访问,然而,TCMSRAM(紧耦合存储器SRAM)只可被Cortex ® -M4内核的数据总线访问。BKPSRAM(备份SRAM)应用于备份域,即使当VDD供电电源掉电时,该SRAM仍可保持其内容。附加SRAM(ADDSRAM)只在一些特殊的GD32F4xx器件中可用。由于采用AHB互联矩阵,上述SRAM块可以同时被不同的AHB主机访问,例如,即使CPU正在访问SRAM0,USBHS也可以访问SRAM1。
* -修改IAR编译的链接脚本
* --修改Flash和RAM大小
-RAM大小为448k是因为512K-64K=448K,其中后面的64K为TCMSRAM(紧耦合存储器SRAM)只可被Cortex ® -M4内核的数据总线访问,先不要乱分配
* -修改MDK链接脚本
* -修改board.h
* -修改MCU型号
* -Finsh控制台和LED1闪灯程序工作正常,串口控制台名称错误,从uart改为uart0
-Scons正常生成工程
* -发现GD32固件库当前没有240Mhz的时钟配置,将固件库升级为GD32F4xx_Firmware_Library_V3.0.3-发布时间为2023-01-04
* -修改bsp/gd32/arm/gd32407v-start/board/SConscript文件
* -修改led1和change logs
* -按照提交规范使能 One ELF Section per Function(MDK) 并用scons重新生成工程
* -发现整个GD32的IAR模板工程template.eww 是没有的,所以当前是不支持IAR开发的,需要后面学习一下IAR使用再实现了。
* -使用formatting源码格式化工具跑一边gd32470z-lckfb目录
* -使用formatting源码格式化工具跑一遍[components/net/netdev/src/netdev.c]
-三个月前的提交多了几个空格
|
2023-03-10 23:21:31 -05:00 |
Meco Man
|
f58d3c5200
|
rt_device_write/read return data type as rt_ssize_t
rt_ssize_t can give negative error code, which follows the unix style correctly
|
2023-02-07 21:43:57 -05:00 |
Meco Man
|
9bc68d26a4
|
format Kconfig and sconscript
|
2023-01-08 22:52:13 -05:00 |
ccx-lan
|
82cf0cb1de
|
[GD32] fix bug on spi driver (#6636)
* fix bug on spi driver
* [gd32] fix bugs on spi driver
|
2022-11-24 00:14:55 -05:00 |
xiaoxiaolisunny
|
00d80e17c5
|
修改I2C0_BUS_CONFIG定义错误
修改drv_soft_i2c.h中I2C0_BUS_CONFIG定义错误问题。
|
2022-11-07 23:53:37 -05:00 |
charlown
|
c6c8201bd4
|
[gd32/arm/libraries]: correct pin number in drv_gpio.c; fix compile error if use rtc in gd32 f1~f4 (#6172)
* [gd32/libraries]: fix compile error in rtc: "pmu_backup_write_enable" was not found.
* [gd32/arm/libraries/gd32_drivers/drv_gpio.c] correct gpio number.
|
2022-07-25 10:18:15 +08:00 |
jiezhi320
|
1008a7700a
|
feat(bsp/gd32f1-f4/drv_sdio):增加gd32下sdio驱动 (#6176)
|
2022-07-23 11:47:11 +08:00 |
jiezhi320
|
ddec9facd5
|
fix(bsp gd32f450 gcc):修复中断向量表缺失相关定义导致中断异常的问题 (#6174)
|
2022-07-20 10:05:49 +08:00 |
BruceOu
|
1a010ef141
|
[bsp/gd32]Optimize GD32 bsp architecture (#6108)
* [bsp/gd32]Optimize GD32 bsp architecture
|
2022-06-28 19:43:00 +08:00 |