zyh
|
75194461ea
|
[Bsp][Tina]Add mmc clock and dram gate
|
2018-04-20 11:04:07 +08:00 |
tangyuxin
|
5301a1b9d3
|
[bsp][allwinner_tina]更改表意不清晰的函数名字
|
2018-03-08 12:02:25 +08:00 |
Bernard Xiong
|
8b36b57a11
|
[UIEngine] move UI engine as a package
|
2018-03-03 16:34:01 +08:00 |
emlslxl
|
e65729660f
|
fix uart register address structure type
|
2018-02-27 10:47:49 +08:00 |
|
ZYH
|
ccf15490c9
|
[Bsp][Tina]Fix uart bug
|
2018-02-19 15:31:28 +08:00 |
|
ZYH
|
76a0cc9b58
|
Merge pull request #1222 from uestczyh222/master
[Bsp][tina]fix linux env error
|
2018-02-12 11:17:34 +08:00 |
|
uestczyh222
|
b158847219
|
[Bsp][tina]fix linux env error
|
2018-02-12 11:16:40 +08:00 |
|
ZYH
|
915ba043af
|
Update README.md
|
2018-02-11 14:21:02 +08:00 |
|
uestczyh222
|
9bf2a755e0
|
[Bsp][New BSP]New bsp for allwinner tina
|
2018-02-09 15:20:38 +08:00 |