bernard.xiong
|
51e2d91378
|
add license and copyright info
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@226 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-12-25 12:18:53 +00:00 |
|
bernard.xiong
|
bcb37f6d17
|
update gcc/iar assemble files according to armcc version.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@218 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-12-23 01:44:52 +00:00 |
|
bernard.xiong
|
6db90b15af
|
fix the cortex-m3 context switch bug when interrupt preempts pendsv exception; add RT_LWIP_ETH_PAD_SIZE option; fix device activate flag set issue in init function.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@193 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-12-06 23:50:17 +00:00 |
|
bernard.xiong
|
8e76594241
|
convert dos endline to unix endline; cleanup schedule code for STM32
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@49 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-09-20 23:43:51 +00:00 |
|
bernard.xiong
|
04234d1821
|
fix context switch bug because interrupt preemptive occurs during context switch procedure.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@48 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-09-18 13:10:14 +00:00 |
wuyangyong
|
9eed317daf
|
trunk\libcpu\arm\stm32\context_rvds.S add NOP in line 186
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@21 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-08-15 16:07:55 +00:00 |
|
bernard.xiong
|
bda4730a94
|
import RT-Thread RTOS 0.3.x to Google SVN
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2009-07-02 22:48:23 +00:00 |