yangjie
|
31ffc4582c
|
[libcpu/arm]add __rt_ffs() for armclang in CORTEX M3/4/7
|
2019-07-03 18:47:11 +08:00 |
Bernard Xiong
|
bde47018b8
|
[libcpu] Add SConscript in libcpu.
|
2019-01-07 06:09:45 +08:00 |
Bernard Xiong
|
7c425408b4
|
[license] Change the license of libarm to Apache.
|
2018-10-15 01:35:07 +08:00 |
Bernard Xiong
|
d96027f156
|
[libcpu] Fix the FPU definition in M4/M7 for ARM Clang
|
2018-09-25 11:08:58 +08:00 |
Bernard Xiong
|
ff08faf605
|
[Kernel] Adjust the copyright information
|
2018-09-25 11:06:07 +08:00 |
Bernard Xiong
|
b98a0ba804
|
[Kernel] Add ARMCC 6.x support.
|
2018-09-23 12:08:44 +08:00 |
hichard_ren@yeah.net
|
b46e7f3172
|
add rt_hw_cpu_reset for cortex-m cpu
|
2018-08-01 11:57:56 +08:00 |
aozima
|
6c39b2d54d
|
[libcpu][comtex-m4] enhancement hard fault exception handler.
|
2018-07-25 21:39:44 +08:00 |
aozima
|
dd1041bb7f
|
[libcpu]: fixed #1196 FPU FPCA issue.
|
2018-01-31 18:54:11 +08:00 |
aozima
|
9bbc4e5e6b
|
update cortex-m libcpu: fixed compile error.
|
2017-08-23 16:13:51 +08:00 |
aozima
|
9b7303e511
|
update libcpu: ensure fault enable.
|
2017-08-18 11:12:58 +08:00 |
aozima
|
1fa5711712
|
fixed assembly warnings.
|
2015-05-22 16:48:01 +08:00 |
aozima
|
73df162d3f
|
fixed assembly warnings.
|
2015-05-13 11:57:34 +08:00 |
bernard
|
267c61ebce
|
[libcpu] Add builtin ffs implementation for Cortex-M4.
|
2014-09-11 12:51:33 +08:00 |
aozima
|
2c47f2e683
|
Fix some spell error;
|
2014-07-31 13:59:25 +08:00 |
aozima
|
5120f54a29
|
fix spelling error.
|
2013-06-24 22:57:27 +08:00 |
aozima
|
34d59ccb0f
|
update libcpu/arm/cortex-m4: support lazy stack optimized.
|
2013-06-23 18:10:46 +08:00 |
aozima
|
b045f93b47
|
fixed bug: correct cortex-m SCB->VTOR address.
|
2013-06-23 18:08:16 +08:00 |
aozima
|
f9e673354a
|
update libcpu/arm/cortex-m4: restore MSP.
|
2013-06-22 18:59:49 +08:00 |
Bernard Xiong
|
72782e9203
|
convert end of line
|
2013-01-08 05:05:02 -08:00 |
bernard.xiong@gmail.com
|
68fadd9edc
|
Add exception hook function.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2551 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-12-29 09:36:16 +00:00 |
dzzxzz@gmail.com
|
468ade5e98
|
fixed the coding style in libcpu/arm
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2518 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-12-24 06:59:14 +00:00 |
wuyangyong
|
5be0c53dd8
|
stack addr align to 8byte.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2509 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-12-23 07:40:31 +00:00 |
dzzxzz@gmail.com
|
2955dbfcda
|
add LPC4330 BSP based on NGX xplorer development board
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2487 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-12-17 08:21:29 +00:00 |
wuyangyong
|
04a79d24cf
|
fix extern list_thread return type by arda.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@2104 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-04-29 02:11:40 +00:00 |
wuyangyong
|
38ba67a867
|
update libcpu cortex-m4.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1967 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-02-18 17:46:08 +00:00 |
wuyangyong
|
7906287cfe
|
IAR not support VSTMFD and VLDMFD, use VSTMDB and VLDMIA.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1947 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2012-02-16 03:45:50 +00:00 |
wuyangyong
|
aad32f8546
|
support context switch load/store FPU register.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1901 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2011-12-31 20:25:44 +00:00 |
wuyangyong
|
1097104c7f
|
fixed stack align issues.
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1900 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2011-12-31 20:21:46 +00:00 |
wuyangyong
|
8e7398e010
|
update cortex-M4 libcpu
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1773 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2011-10-27 02:30:47 +00:00 |
bernard.xiong@gmail.com
|
3ac0b7b966
|
add STM32F40x porting (uncompleted)
git-svn-id: https://rt-thread.googlecode.com/svn/trunk@1770 bbd45198-f89e-11dd-88c7-29a3b14d5316
|
2011-10-20 23:55:08 +00:00 |