libs/rt-thread
libs/rt-thread
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

format code

Browse Source
This commit is contained in:
Rbb666 2022-07-05 16:59:20 +08:00 committed by guo
parent b9401f5fd4
commit fc5dfaf5c4
158 changed files with 2268 additions and 2470 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
bsp/cypress/libraries/HAL_Drivers/SConscript
View File

@ -19,11 +19,11 @@ if GetDepend(['RT_USING_SERIAL']):
src += ['drv_uart.c'] src += ['drv_uart.c']
if GetDepend(['RT_USING_I2C', 'RT_USING_I2C_BITOPS']): if GetDepend(['RT_USING_I2C', 'RT_USING_I2C_BITOPS']):
if GetDepend('BSP_USING_I2C1') or GetDepend('BSP_USING_I2C2') or GetDepend('BSP_USING_I2C3') or GetDepend('BSP_USING_I2C4'): if GetDepend('BSP_USING_I2C1') or GetDepend('BSP_USING_I2C2'):
src += ['drv_soft_i2c.c'] src += ['drv_soft_i2c.c']
if GetDepend(['RT_USING_ADC']): if GetDepend(['RT_USING_ADC']):
src += Glob('drv_adc.c') src += ['drv_adc.c']
path = [cwd] path = [cwd]
path += [cwd + '/config'] path += [cwd + '/config']

2
bsp/cypress/libraries/HAL_Drivers/drv_adc.h
View File

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2006-2021, RT-Thread Development Team * Copyright (c) 2006-2022, RT-Thread Development Team
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *

2
bsp/cypress/libraries/HAL_Drivers/drv_log.h
View File

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2006-2021, RT-Thread Development Team * Copyright (c) 2006-2022, RT-Thread Development Team
* *
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
* *

2
bsp/cypress/libraries/IFX_PSOC6_HAL/TARGET_CY8CKIT-062S2-43012/cybsp_doc.h
View File

@ -740,7 +740,7 @@ extern "C" {
/** /**
* \addtogroup group_bsp_pins_capsense Capsense * \addtogroup group_bsp_pins_capsense Capsense
* \{ * \{
* Pins connected to CAPSENSE™ sensors on the board. * Pins connected to CAPSENSEâ„¢ sensors on the board.
*/ */
#ifdef CYBSP_CSD_TX #ifdef CYBSP_CSD_TX

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include/cyhal.h
View File

@ -59,7 +59,7 @@
/** /**
* \addtogroup group_hal HAL Drivers * \addtogroup group_hal HAL Drivers
* This section documents the drivers which form the stable API of the ModusToolbox™ HAL. * This section documents the drivers which form the stable API of the ModusToolboxâ„¢ HAL.
* In order to remain portable across platforms and HAL versions, applications should * In order to remain portable across platforms and HAL versions, applications should
* rely only on functionality documented in this section. * rely only on functionality documented in this section.
*/ */

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include/cyhal_quaddec.h
View File

@ -41,7 +41,7 @@
* signals. The signals are typically provided by a speed/position feedback system mounted on * signals. The signals are typically provided by a speed/position feedback system mounted on
* a motor or trackball. The driver allows the user to invoke a callback function when a * a motor or trackball. The driver allows the user to invoke a callback function when a
* particular event occurs. * particular event occurs.
* The signals, typically called A and B, are positioned 90° out-of-phase, which results in a Gray * The signals, typically called A and B, are positioned 90° out-of-phase, which results in a Gray
* code output (a sequence where only one bit changes on each count). It also allows detection of * code output (a sequence where only one bit changes on each count). It also allows detection of
* direction and relative position. A third optional signal, named index, is used as a reference * direction and relative position. A third optional signal, named index, is used as a reference
* to establish an absolute position once per rotation. * to establish an absolute position once per rotation.

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include/cyhal_spi.h
View File

@ -83,7 +83,7 @@
* \section subsection_spi_moreinfor More Information * \section subsection_spi_moreinfor More Information
* *
* * <a href="https://github.com/infineon/mtb-example-psoc6-spi-master"><b>mtb-example-psoc6-spi-master</b></a>: This example project demonstrates * * <a href="https://github.com/infineon/mtb-example-psoc6-spi-master"><b>mtb-example-psoc6-spi-master</b></a>: This example project demonstrates
* use of SPI (HAL) resource in PSoC® 6 MCU in Master mode to write data to an SPI slave. * use of SPI (HAL) resource in PSoC® 6 MCU in Master mode to write data to an SPI slave.
* *
*/ */

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include/cyhal_tdm.h
View File

@ -96,7 +96,7 @@
* *
* <b>Code examples (Github)</b> * <b>Code examples (Github)</b>
* * <a href="https://github.com/infineon/mtb-example-psoc6-tdm" ><b> * * <a href="https://github.com/infineon/mtb-example-psoc6-tdm" ><b>
PSoC™ 6 MCU: Time Division Multiplexing (TDM)</b></a> PSoCâ„¢ 6 MCU: Time Division Multiplexing (TDM)</b></a>
*/ */
#pragma once #pragma once

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include/cyhal_usb_dev.h
View File

@ -84,7 +84,7 @@
* The following section shows how to add endpoint to the USB device and configure the endpoint using * The following section shows how to add endpoint to the USB device and configure the endpoint using
* \ref cyhal_usb_dev_endpoint_add. The interrupts associated with the endpoints are handled by a * \ref cyhal_usb_dev_endpoint_add. The interrupts associated with the endpoints are handled by a
* callback function registered using \ref cyhal_usb_dev_register_endpoint_callback. * callback function registered using \ref cyhal_usb_dev_register_endpoint_callback.
* The endpoint can also be configured using <a href="https://www.cypress.com/ModusToolboxUSBConfig">ModusToolbox™ USB Configurator</a> * The endpoint can also be configured using <a href="https://www.cypress.com/ModusToolboxUSBConfig">ModusToolboxâ„¢ USB Configurator</a>
* *
* \snippet hal_usb_dev.c snippet_cyhal_usb_dev_endpoint * \snippet hal_usb_dev.c snippet_cyhal_usb_dev_endpoint
*/ */

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_adc_impl.h
View File

@ -37,7 +37,7 @@ extern "C"
* \ingroup group_hal_impl_adc * \ingroup group_hal_impl_adc
* \{ * \{
* \section group_hal_impl_adc_interconnect Interconnect * \section group_hal_impl_adc_interconnect Interconnect
* In PSoC™ each ADC has a single input trigger which, when activated, will * In PSoCâ„¢ each ADC has a single input trigger which, when activated, will
* initiate an ADC scan. Each ADC also has an output trigger which will be * initiate an ADC scan. Each ADC also has an output trigger which will be
* activated when a scan is completed. * activated when a scan is completed.
*/ */

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_interconnect_impl.h
View File

@ -2,7 +2,7 @@
* \file cyhal_interconnect_impl.h * \file cyhal_interconnect_impl.h
* *
* \brief * \brief
* Implementation details for the PSoC™ 4/6 interconnect. * Implementation details for the PSoCâ„¢ 4/6 interconnect.
* *
******************************************************************************** ********************************************************************************
* \copyright * \copyright

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_pwm_impl.h
View File

@ -38,7 +38,7 @@ extern "C" {
* \ingroup group_hal_impl * \ingroup group_hal_impl
* \{ * \{
* \section group_hal_impl_pwm_interconnect Interconnect * \section group_hal_impl_pwm_interconnect Interconnect
* In PSoC™ PWM channels can configure multiple input and output triggers * In PSoCâ„¢ PWM channels can configure multiple input and output triggers
* simultaneously. 1 or more input triggers can be configured to initiate * simultaneously. 1 or more input triggers can be configured to initiate
* different PWM actions (e.g start, stop, reload, etc) with configurable edge * different PWM actions (e.g start, stop, reload, etc) with configurable edge
* detection on that incoming signal. Output triggers are based on certain * detection on that incoming signal. Output triggers are based on certain

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_quaddec_impl.h
View File

@ -38,7 +38,7 @@ extern "C" {
* \ingroup group_hal_impl * \ingroup group_hal_impl
* \{ * \{
* \section group_hal_impl_quaddec_interconnect Interconnect * \section group_hal_impl_quaddec_interconnect Interconnect
* In PSoC™ Quadrature Decoder channels can configure multiple input and output * In PSoCâ„¢ Quadrature Decoder channels can configure multiple input and output
* triggers simultaneously. 1 or more input triggers can be configured to * triggers simultaneously. 1 or more input triggers can be configured to
* initiate different PWM actions (e.g start, stop, reload, etc) with * initiate different PWM actions (e.g start, stop, reload, etc) with
* configurable edge detection on that incoming signal. Output triggers are * configurable edge detection on that incoming signal. Output triggers are

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_system_impl.h
View File

@ -2,7 +2,7 @@
* \file cyhal_system_impl.h * \file cyhal_system_impl.h
* *
* \brief * \brief
* Provides a PSoC™ Specific interface for interacting with the Infineon power * Provides a PSoCâ„¢ Specific interface for interacting with the Infineon power
* management and system clock configuration. This interface abstracts out the * management and system clock configuration. This interface abstracts out the
* chip specific details. If any chip specific functionality is necessary, or * chip specific details. If any chip specific functionality is necessary, or
* performance is critical the low level functions can be used directly. * performance is critical the low level functions can be used directly.

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_timer_impl.h
View File

@ -37,7 +37,7 @@
* range that is supported by \ref cyhal_timer_set_frequency is: 1526 hz - * range that is supported by \ref cyhal_timer_set_frequency is: 1526 hz -
* 100 Mhz * 100 Mhz
* \section group_hal_impl_timer_interconnect Interconnect * \section group_hal_impl_timer_interconnect Interconnect
* In PSoC™ Timer channels can configure multiple input and output triggers * In PSoCâ„¢ Timer channels can configure multiple input and output triggers
* simultaneously. 1 or more input triggers can be configured to initiate * simultaneously. 1 or more input triggers can be configured to initiate
* different Timer actions (e.g start, stop, reload, etc) with configurable * different Timer actions (e.g start, stop, reload, etc) with configurable
* edge detection on that incoming signal. Output triggers are based on certain * edge detection on that incoming signal. Output triggers are based on certain

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_trng_impl.h
View File

@ -2,7 +2,7 @@
* \file cyhal_trng_impl.h * \file cyhal_trng_impl.h
* *
* \brief * \brief
* Provides an implementation of the ModusToolbox™ TRNG HAL API. * Provides an implementation of the ModusToolboxâ„¢ TRNG HAL API.
* *
******************************************************************************** ********************************************************************************
* \copyright * \copyright

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/include_pvt/cyhal_wdt_impl.h
View File

@ -30,7 +30,7 @@
* \addtogroup group_hal_impl_wdt WDT (Watchdog Timer) * \addtogroup group_hal_impl_wdt WDT (Watchdog Timer)
* \ingroup group_hal_impl * \ingroup group_hal_impl
* \{ * \{
* The CAT1 (PSoC™ 6) WDT is only capable of supporting certain timeout ranges below its maximum timeout. * The CAT1 (PSoCâ„¢ 6) WDT is only capable of supporting certain timeout ranges below its maximum timeout.
* As a result, any unsupported timeouts given to the HAL WDT are rounded up to the nearest supported value. * As a result, any unsupported timeouts given to the HAL WDT are rounded up to the nearest supported value.
* The following table describes the unsupported ranges and the timeout values they are rounded to. * The following table describes the unsupported ranges and the timeout values they are rounded to.
* *

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_audio_common.c
View File

@ -206,7 +206,7 @@ static uint8_t _cyhal_audioss_get_block_from_irqn(_cyhal_system_irq_t irqn)
} }
} }
#if defined(COMPONENT_CAT2) /* PSoC™ 4 uses a PCLK */ #if defined(COMPONENT_CAT2) /* PSoCâ„¢ 4 uses a PCLK */
#define _CYHAL_AUDIOSS_USES_PCLK #define _CYHAL_AUDIOSS_USES_PCLK
static const en_clk_dst_t _cyhal_audioss_clock[] = static const en_clk_dst_t _cyhal_audioss_clock[] =
{ {

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_dma_dmac.c
View File

@ -534,7 +534,7 @@ cy_rslt_t _cyhal_dma_dmac_configure(cyhal_dma_t *obj, const cyhal_dma_cfg_t *cfg
return CYHAL_DMA_RSLT_ERR_INVALID_TRANSFER_SIZE; return CYHAL_DMA_RSLT_ERR_INVALID_TRANSFER_SIZE;
#if defined(CY_IP_M0S8CPUSSV3_DMAC) #if defined(CY_IP_M0S8CPUSSV3_DMAC)
// PSoC™ 4 devices do not support automatically disabling the channel on completion // PSoCâ„¢ 4 devices do not support automatically disabling the channel on completion
if ((cfg->action == CYHAL_DMA_TRANSFER_BURST_DISABLE) || if ((cfg->action == CYHAL_DMA_TRANSFER_BURST_DISABLE) ||
(cfg->action == CYHAL_DMA_TRANSFER_FULL_DISABLE)) (cfg->action == CYHAL_DMA_TRANSFER_FULL_DISABLE))
{ {

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_keyscan.c
View File

@ -29,7 +29,7 @@
* \addtogroup group_hal_impl_keyscan KeyScan * \addtogroup group_hal_impl_keyscan KeyScan
* \ingroup group_hal_impl * \ingroup group_hal_impl
* \{ * \{
* On PSoC™ devices, the KeyScan peripheral is clocked from the shared source CLK_MF. * On PSoCâ„¢ devices, the KeyScan peripheral is clocked from the shared source CLK_MF.
* If `NULL` is passed for the `clk` argument to \ref cyhal_keyscan_init, the KeyScan * If `NULL` is passed for the `clk` argument to \ref cyhal_keyscan_init, the KeyScan
* HAL will automatically reserve and enable CLK_MF. If the KeyScan driver needs to be * HAL will automatically reserve and enable CLK_MF. If the KeyScan driver needs to be
* used in combination with another driver that also requires CLK_MF, use the Clock * used in combination with another driver that also requires CLK_MF, use the Clock

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_qspi.c
View File

@ -967,7 +967,7 @@ cy_rslt_t cyhal_qspi_init(
CY_ASSERT(NULL != obj); CY_ASSERT(NULL != obj);
CY_ASSERT(NULL != pin_set); CY_ASSERT(NULL != pin_set);
/* mode (CPOL and CPHA) are not supported in CAT1 (PSoC™ 6) */ /* mode (CPOL and CPHA) are not supported in CAT1 (PSoCâ„¢ 6) */
CY_UNUSED_PARAMETER(mode); CY_UNUSED_PARAMETER(mode);
#if defined(CY_DEVICE_CYW20829) #if defined(CY_DEVICE_CYW20829)

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_rtc.c
View File

@ -39,7 +39,7 @@
* \ingroup group_hal_impl * \ingroup group_hal_impl
* \{ * \{
* *
* Internally the CAT1 (PSoC™ 6) RTC only stores the year as a two digit BCD value * Internally the CAT1 (PSoCâ„¢ 6) RTC only stores the year as a two digit BCD value
* (0-99); no century information is stored. On RTC initialization the HAL must, * (0-99); no century information is stored. On RTC initialization the HAL must,
* as a result, assume a default century. If cyhal_rtc_write has been called * as a result, assume a default century. If cyhal_rtc_write has been called
* with a different century than the default, its value must be stored and that * with a different century than the default, its value must be stored and that

2
bsp/cypress/libraries/IFX_PSOC6_HAL/mtb-hal-cat1/source/cyhal_spi.c
View File

@ -179,7 +179,7 @@ static cy_rslt_t _cyhal_spi_int_frequency(cyhal_spi_t *obj, uint32_t hz, uint8_t
} }
else else
{ {
/* Slave requires such frequency: required_frequency = N / ((0.5 * desired_period) – 20 nsec - tDSI, /* Slave requires such frequency: required_frequency = N / ((0.5 * desired_period) – 20 nsec - tDSI,
* N is 3 when "Enable Input Glitch Filter" is false and 4 when true. * N is 3 when "Enable Input Glitch Filter" is false and 4 when true.
* tDSI Is external master delay which is assumed to be 16.66 nsec */ * tDSI Is external master delay which is assumed to be 16.66 nsec */

5
bsp/cypress/psoc6-cy8cproto-4343w/.config
View File

@ -141,7 +141,7 @@ CONFIG_RT_SERIAL_RB_BUFSZ=64
# CONFIG_RT_USING_I2C is not set # CONFIG_RT_USING_I2C is not set
# CONFIG_RT_USING_PHY is not set # CONFIG_RT_USING_PHY is not set
CONFIG_RT_USING_PIN=y CONFIG_RT_USING_PIN=y
CONFIG_RT_USING_ADC=y # CONFIG_RT_USING_ADC is not set
# CONFIG_RT_USING_DAC is not set # CONFIG_RT_USING_DAC is not set
# CONFIG_RT_USING_PWM is not set # CONFIG_RT_USING_PWM is not set
# CONFIG_RT_USING_MTD_NOR is not set # CONFIG_RT_USING_MTD_NOR is not set
@ -679,8 +679,7 @@ CONFIG_BSP_USING_USB_TO_USART=y
CONFIG_BSP_USING_GPIO=y CONFIG_BSP_USING_GPIO=y
CONFIG_BSP_USING_UART=y CONFIG_BSP_USING_UART=y
CONFIG_BSP_USING_UART1=y CONFIG_BSP_USING_UART1=y
CONFIG_BSP_USING_ADC=y # CONFIG_BSP_USING_ADC is not set
CONFIG_BSP_USING_ADC1=y
# #
# Board extended module Drivers # Board extended module Drivers

28
bsp/cypress/psoc6-cy8cproto-4343w/.project Normal file
View File

@ -0,0 +1,28 @@
<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
<name>psoc6-pioneerkit_modus</name>
<comment></comment>
<projects>
</projects>
<buildSpec>
<buildCommand>
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
<triggers>clean,full,incremental,</triggers>
<arguments>
</arguments>
</buildCommand>
<buildCommand>
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
<triggers>full,incremental,</triggers>
<arguments>
</arguments>
</buildCommand>
</buildSpec>
<natures>
<nature>org.eclipse.cdt.core.cnature</nature>
<nature>org.eclipse.cdt.core.ccnature</nature>
<nature>com.cypress.studio.app.cymodusnature</nature>
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
</natures>
</projectDescription>

9
bsp/cypress/psoc6-cy8cproto-4343w/EventRecorderStub.scvd Normal file
View File

@ -0,0 +1,9 @@
<?xml version="1.0" encoding="utf-8"?>
<component_viewer schemaVersion="0.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="Component_Viewer.xsd">
<component name="EventRecorderStub" version="1.0.0"/> <!--name and version of the component-->
<events>
</events>
</component_viewer>

49
bsp/cypress/psoc6-cy8cproto-4343w/applications/main.c
View File

@ -27,52 +27,3 @@ int main(void)
rt_thread_mdelay(1000); rt_thread_mdelay(1000);
} }
} }
#define KEY0_PIN_NUM GET_PIN(0, 4)
void btn_test(void *args)
{
rt_kprintf("down button!\n");
}
static void pin_btn_sample(void)
{
rt_pin_mode(KEY0_PIN_NUM, PIN_MODE_INPUT_PULLUP);
rt_pin_attach_irq(KEY0_PIN_NUM, PIN_IRQ_MODE_FALLING, btn_test, RT_NULL);
rt_pin_irq_enable(KEY0_PIN_NUM, PIN_IRQ_ENABLE);
}
MSH_CMD_EXPORT(pin_btn_sample, pin button sample);
#if defined(BSP_USING_ADC1)
static int adc_vol_sample(int argc, char *argv[])
{
rt_adc_device_t adc_dev;
rt_uint32_t value, vol;
rt_err_t ret = RT_EOK;
adc_dev = (rt_adc_device_t)rt_device_find("adc1");
if (adc_dev == RT_NULL)
{
rt_kprintf("adc sample run failed! can't find %s device!\n", "adc1");
return RT_ERROR;
}
ret = rt_adc_enable(adc_dev, 10);
while (1)
{
value = rt_adc_read(adc_dev, 10);
rt_kprintf("the value is :%d \n", value);
vol = value * 330 / (1 << 12);
rt_kprintf("the voltage is :%d.%02d \n", vol / 100, vol % 100);
rt_thread_mdelay(500);
}
return ret;
}
MSH_CMD_EXPORT(adc_vol_sample, adc voltage convert sample);
#endif

1108
bsp/cypress/psoc6-cy8cproto-4343w/project.uvoptx
View File

File diff suppressed because it is too large Load Diff

84
bsp/cypress/psoc6-cy8cproto-4343w/project.uvprojx
View File

@ -11,6 +11,7 @@
<ToolsetNumber>0x4</ToolsetNumber> <ToolsetNumber>0x4</ToolsetNumber>
<ToolsetName>ARM-ADS</ToolsetName> <ToolsetName>ARM-ADS</ToolsetName>
<pArmCC>6160000::V6.16::ARMCLANG</pArmCC> <pArmCC>6160000::V6.16::ARMCLANG</pArmCC>
<pCCUsed>6160000::V6.16::ARMCLANG</pCCUsed>
<uAC6>1</uAC6> <uAC6>1</uAC6>
<TargetOption> <TargetOption>
<TargetCommonOption> <TargetCommonOption>
@ -339,7 +340,7 @@
<MiscControls></MiscControls> <MiscControls></MiscControls>
<Define>COMPONENT_CAT1A, RT_USING_LIBC, CY_USING_HAL, __CLK_TCK=RT_TICK_PER_SECOND, COMPONENT_BSP_DESIGN_MODUS, IFX_PSOC6_43012, __RTTHREAD__, COMPONENT_CAT1, RT_USING_ARM_LIBC</Define> <Define>COMPONENT_CAT1A, RT_USING_LIBC, CY_USING_HAL, __CLK_TCK=RT_TICK_PER_SECOND, COMPONENT_BSP_DESIGN_MODUS, IFX_PSOC6_43012, __RTTHREAD__, COMPONENT_CAT1, RT_USING_ARM_LIBC</Define>
<Undefine></Undefine> <Undefine></Undefine>
<IncludePath>applications;..\..\..\components\libc\compilers\common;..\..\..\components\libc\compilers\common\extension;..\..\..\components\libc\compilers\common\extension\fcntl\octal;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;board;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\components\dfs\include;..\..\..\components\finsh;.;..\..\..\include;..\libraries\IFX_PSOC6_HAL\capsense;..\libraries\IFX_PSOC6_HAL\core-lib\include;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\include;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\include_pvt;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\COMPONENT_CAT1A\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\cmsis\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\devices\COMPONENT_CAT1A\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\devices\COMPONENT_CAT1B\include;..\libraries\IFX_PSOC6_HAL\psoc6cm0p;..\libraries\IFX_PSOC6_HAL\retarget-io;..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012;..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\COMPONENT_BSP_DESIGN_MODUS\GeneratedSource;..\..\..\components\libc\posix\io\poll;..\..\..\components\libc\posix\io\stdio;..\..\..\components\libc\posix\ipc</IncludePath> <IncludePath>applications;..\..\..\components\libc\compilers\common;..\..\..\components\libc\compilers\common\extension;..\..\..\components\libc\compilers\common\extension\fcntl\octal;..\..\..\libcpu\arm\common;..\..\..\libcpu\arm\cortex-m4;..\..\..\components\drivers\include;..\..\..\components\drivers\include;..\..\..\components\drivers\include;board;..\libraries\HAL_Drivers;..\libraries\HAL_Drivers\config;..\..\..\components\dfs\include;..\..\..\components\finsh;.;..\..\..\include;..\libraries\IFX_PSOC6_HAL\capsense;..\libraries\IFX_PSOC6_HAL\psoc6cm0p;..\libraries\IFX_PSOC6_HAL\retarget-io;..\libraries\IFX_PSOC6_HAL\core-lib\include;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\include;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\include_pvt;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\cmsis\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\include;..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\COMPONENT_CAT1A\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\devices\COMPONENT_CAT1A\include;..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\devices\COMPONENT_CAT1B\include;..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012;..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\COMPONENT_BSP_DESIGN_MODUS\GeneratedSource;..\..\..\components\libc\posix\io\poll;..\..\..\components\libc\posix\io\stdio;..\..\..\components\libc\posix\ipc</IncludePath>
</VariousControls> </VariousControls>
</Cads> </Cads>
<Aads> <Aads>
@ -483,11 +484,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\..\..\components\drivers\ipc\workqueue.c</FilePath> <FilePath>..\..\..\components\drivers\ipc\workqueue.c</FilePath>
</File> </File>
<File>
<FileName>adc.c</FileName>
<FileType>1</FileType>
<FilePath>..\..\..\components\drivers\misc\adc.c</FilePath>
</File>
<File> <File>
<FileName>pin.c</FileName> <FileName>pin.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -513,11 +509,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>board\board.c</FilePath> <FilePath>board\board.c</FilePath>
</File> </File>
<File>
<FileName>drv_adc.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\HAL_Drivers\drv_adc.c</FilePath>
</File>
<File> <File>
<FileName>drv_common.c</FileName> <FileName>drv_common.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -659,9 +650,9 @@
<GroupName>Libraries</GroupName> <GroupName>Libraries</GroupName>
<Files> <Files>
<File> <File>
<FileName>cyhal_adc_sar.c</FileName> <FileName>psoc6_02_cm0p_sleep.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_adc_sar.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_02_cm0p_sleep.c</FilePath>
</File> </File>
<File> <File>
<FileName>cy_sysint.c</FileName> <FileName>cy_sysint.c</FileName>
@ -674,14 +665,14 @@
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\COMPONENT_CAT1A\source\triggers\cyhal_triggers_psoc6_02.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\COMPONENT_CAT1A\source\triggers\cyhal_triggers_psoc6_02.c</FilePath>
</File> </File>
<File> <File>
<FileName>psoc6_04_cm0p_sleep.c</FileName> <FileName>cy_retarget_io.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_04_cm0p_sleep.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\retarget-io\cy_retarget_io.c</FilePath>
</File> </File>
<File> <File>
<FileName>cyhal_analog_common.c</FileName> <FileName>psoc6_03_cm0p_sleep.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_analog_common.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_03_cm0p_sleep.c</FilePath>
</File> </File>
<File> <File>
<FileName>cy_scb_i2c.c</FileName> <FileName>cy_scb_i2c.c</FileName>
@ -708,11 +699,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_clock.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_clock.c</FilePath>
</File> </File>
<File>
<FileName>cyhal_dma_dmac.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_dma_dmac.c</FilePath>
</File>
<File> <File>
<FileName>cy_scb_uart.c</FileName> <FileName>cy_scb_uart.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -728,11 +714,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\cybsp.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\cybsp.c</FilePath>
</File> </File>
<File>
<FileName>cy_dmac.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_dmac.c</FilePath>
</File>
<File> <File>
<FileName>cy_scb_common.c</FileName> <FileName>cy_scb_common.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -748,6 +729,11 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_gpio.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_gpio.c</FilePath>
</File> </File>
<File>
<FileName>psoc6_01_cm0p_sleep.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_01_cm0p_sleep.c</FilePath>
</File>
<File> <File>
<FileName>cyhal_system.c</FileName> <FileName>cyhal_system.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -758,11 +744,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_ipc_sema.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_ipc_sema.c</FilePath>
</File> </File>
<File>
<FileName>cy_retarget_io.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\retarget-io\cy_retarget_io.c</FilePath>
</File>
<File> <File>
<FileName>cyhal_utils_psoc.c</FileName> <FileName>cyhal_utils_psoc.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -774,9 +755,9 @@
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_utils.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_utils.c</FilePath>
</File> </File>
<File> <File>
<FileName>psoc6_02_cm0p_sleep.c</FileName> <FileName>psoc6_04_cm0p_sleep.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_02_cm0p_sleep.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_04_cm0p_sleep.c</FilePath>
</File> </File>
<File> <File>
<FileName>cy_ipc_drv.c</FileName> <FileName>cy_ipc_drv.c</FileName>
@ -828,31 +809,11 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_sysclk.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_sysclk.c</FilePath>
</File> </File>
<File>
<FileName>cyhal_dma.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_dma.c</FilePath>
</File>
<File>
<FileName>cyhal_dma_dw.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_dma_dw.c</FilePath>
</File>
<File> <File>
<FileName>cyhal_syspm.c</FileName> <FileName>cyhal_syspm.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_syspm.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_syspm.c</FilePath>
</File> </File>
<File>
<FileName>cy_dma.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_dma.c</FilePath>
</File>
<File>
<FileName>psoc6_01_cm0p_sleep.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_01_cm0p_sleep.c</FilePath>
</File>
<File> <File>
<FileName>cycfg_pins.c</FileName> <FileName>cycfg_pins.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -863,11 +824,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_uart.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\mtb-hal-cat1\source\cyhal_uart.c</FilePath>
</File> </File>
<File>
<FileName>cy_sar.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_sar.c</FilePath>
</File>
<File> <File>
<FileName>cy_systick.c</FileName> <FileName>cy_systick.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>
@ -908,16 +864,6 @@
<FileType>1</FileType> <FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\COMPONENT_BSP_DESIGN_MODUS\GeneratedSource\cycfg_system.c</FilePath> <FilePath>..\libraries\IFX_PSOC6_HAL\TARGET_CY8CKIT-062S2-43012\COMPONENT_BSP_DESIGN_MODUS\GeneratedSource\cycfg_system.c</FilePath>
</File> </File>
<File>
<FileName>psoc6_03_cm0p_sleep.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\psoc6cm0p\COMPONENT_CM0P_SLEEP\psoc6_03_cm0p_sleep.c</FilePath>
</File>
<File>
<FileName>cy_sysanalog.c</FileName>
<FileType>1</FileType>
<FilePath>..\libraries\IFX_PSOC6_HAL\mtb-pdl-cat1\drivers\source\cy_sysanalog.c</FilePath>
</File>
<File> <File>
<FileName>cycfg_clocks.c</FileName> <FileName>cycfg_clocks.c</FileName>
<FileType>1</FileType> <FileType>1</FileType>

3
bsp/cypress/psoc6-cy8cproto-4343w/rtconfig.h
View File

@ -87,7 +87,6 @@
#define RT_SERIAL_USING_DMA #define RT_SERIAL_USING_DMA
#define RT_SERIAL_RB_BUFSZ 64 #define RT_SERIAL_RB_BUFSZ 64
#define RT_USING_PIN #define RT_USING_PIN
#define RT_USING_ADC
/* Using USB */ /* Using USB */
@ -200,8 +199,6 @@
#define BSP_USING_GPIO #define BSP_USING_GPIO
#define BSP_USING_UART #define BSP_USING_UART
#define BSP_USING_UART1 #define BSP_USING_UART1
#define BSP_USING_ADC
#define BSP_USING_ADC1
/* Board extended module Drivers */ /* Board extended module Drivers */