From e1a2102e518c766ade2feb9b3b635cbe10764232 Mon Sep 17 00:00:00 2001 From: wuyangyong Date: Tue, 15 Dec 2009 11:24:33 +0000 Subject: [PATCH] add new lcd driver ili9325 git-svn-id: https://rt-thread.googlecode.com/svn/trunk@200 bbd45198-f89e-11dd-88c7-29a3b14d5316 --- bsp/stm32_radio/ili9325/ili9320.c | 1002 +++++++++++++++++++++++++++++ bsp/stm32_radio/ili9325/ili9320.h | 15 + bsp/stm32_radio/lcd.c | 359 ++++++++--- bsp/stm32_radio/project.Opt | 351 +++++----- bsp/stm32_radio/project.Uv2 | 1 + 5 files changed, 1459 insertions(+), 269 deletions(-) create mode 100644 bsp/stm32_radio/ili9325/ili9320.c create mode 100644 bsp/stm32_radio/ili9325/ili9320.h diff --git a/bsp/stm32_radio/ili9325/ili9320.c b/bsp/stm32_radio/ili9325/ili9320.c new file mode 100644 index 0000000000..7d0ee9761c --- /dev/null +++ b/bsp/stm32_radio/ili9325/ili9320.c @@ -0,0 +1,1002 @@ +#include "stm32f10x.h" +#include "ili9320.h" + +/* LCD Registers */ +#define R0 0x00 +#define R1 0x01 +#define R2 0x02 +#define R3 0x03 +#define R4 0x04 +#define R5 0x05 +#define R6 0x06 +#define R7 0x07 +#define R8 0x08 +#define R9 0x09 +#define R10 0x0A +#define R12 0x0C +#define R13 0x0D +#define R14 0x0E +#define R15 0x0F +#define R16 0x10 +#define R17 0x11 +#define R18 0x12 +#define R19 0x13 +#define R20 0x14 +#define R21 0x15 +#define R22 0x16 +#define R23 0x17 +#define R24 0x18 +#define R25 0x19 +#define R26 0x1A +#define R27 0x1B +#define R28 0x1C +#define R29 0x1D +#define R30 0x1E +#define R31 0x1F +#define R32 0x20 +#define R33 0x21 +#define R34 0x22 +#define R36 0x24 +#define R37 0x25 +#define R40 0x28 +#define R41 0x29 +#define R43 0x2B +#define R45 0x2D +#define R48 0x30 +#define R49 0x31 +#define R50 0x32 +#define R51 0x33 +#define R52 0x34 +#define R53 0x35 +#define R54 0x36 +#define R55 0x37 +#define R56 0x38 +#define R57 0x39 +#define R59 0x3B +#define R60 0x3C +#define R61 0x3D +#define R62 0x3E +#define R63 0x3F +#define R64 0x40 +#define R65 0x41 +#define R66 0x42 +#define R67 0x43 +#define R68 0x44 +#define R69 0x45 +#define R70 0x46 +#define R71 0x47 +#define R72 0x48 +#define R73 0x49 +#define R74 0x4A +#define R75 0x4B +#define R76 0x4C +#define R77 0x4D +#define R78 0x4E +#define R79 0x4F +#define R80 0x50 +#define R81 0x51 +#define R82 0x52 +#define R83 0x53 +#define R96 0x60 +#define R97 0x61 +#define R106 0x6A +#define R118 0x76 +#define R128 0x80 +#define R129 0x81 +#define R130 0x82 +#define R131 0x83 +#define R132 0x84 +#define R133 0x85 +#define R134 0x86 +#define R135 0x87 +#define R136 0x88 +#define R137 0x89 +#define R139 0x8B +#define R140 0x8C +#define R141 0x8D +#define R143 0x8F +#define R144 0x90 +#define R145 0x91 +#define R146 0x92 +#define R147 0x93 +#define R148 0x94 +#define R149 0x95 +#define R150 0x96 +#define R151 0x97 +#define R152 0x98 +#define R153 0x99 +#define R154 0x9A +#define R157 0x9D +#define R192 0xC0 +#define R193 0xC1 +#define R229 0xE5 + +/* LCD color */ +#define White 0xFFFF +#define Black 0x0000 +#define Grey 0xF7DE +#define Blue 0x001F +#define Blue2 0x051F +#define Red 0xF800 +#define Magenta 0xF81F +#define Green 0x07E0 +#define Cyan 0x7FFF +#define Yellow 0xFFE0 + + +static u16 DeviceCode; + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + vu16 LCD_REG; /* 0x00 */ + vu16 reserve1; /* 0x02 */ + vu16 reserve2; /* 0x04 */ + vu16 reserve3; /* 0x08 */ + vu16 LCD_RAM; +} LCD_ili9320_TypeDef; + +/* LCD is connected to the FSMC_Bank1_NOR/SRAM4 and NE4 is used as ship select signal */ +#define LCD_ili9320_BASE ((u32)(0x60000000 | 0x04000000)) +#define LCD ((LCD_ili9320_TypeDef *) LCD_ili9320_BASE) + +#if 0 +static void ili9320_Delay(vu32 nCount) +{ + for (; nCount != 0; nCount--); +} +#endif + +static void LCD_CtrlLinesConfig(void) +{ + GPIO_InitTypeDef GPIO_InitStructure; + + /* Enable FSMC, GPIOD, GPIOE, GPIOF, GPIOG and AFIO clocks */ + RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE); + + RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOE | + RCC_APB2Periph_GPIOF | RCC_APB2Periph_GPIOG | + RCC_APB2Periph_AFIO, ENABLE); + + /* Set PD.00(D2), PD.01(D3), PD.04(NOE), PD.05(NWE), PD.08(D13), PD.09(D14), + PD.10(D15), PD.14(D0), PD.15(D1) as alternate + function push pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_4 | GPIO_Pin_5 | + GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_14 | + GPIO_Pin_15; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; + GPIO_Init(GPIOD, &GPIO_InitStructure); + + /* Set PE.07(D4), PE.08(D5), PE.09(D6), PE.10(D7), PE.11(D8), PE.12(D9), PE.13(D10), + PE.14(D11), PE.15(D12) as alternate function push pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | + GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | + GPIO_Pin_15; + GPIO_Init(GPIOE, &GPIO_InitStructure); + + GPIO_WriteBit(GPIOE, GPIO_Pin_6, Bit_SET); + /* Set PF.00(A0 (RS)) as alternate function push pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_2; + GPIO_Init(GPIOF, &GPIO_InitStructure); + + /* Set PG.12(NE4 (LCD/CS)) as alternate function push pull - CE3(LCD /CS) */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; + GPIO_Init(GPIOG, &GPIO_InitStructure); +} + +/******************************************************************************* +* Function Name : LCD_FSMCConfig +* Description : Configures the Parallel interface (FSMC) for LCD(Parallel mode) +* Input : None +* Output : None +* Return : None +*******************************************************************************/ +void LCD_FSMCConfig(void) +{ + FSMC_NORSRAMInitTypeDef FSMC_NORSRAMInitStructure; + FSMC_NORSRAMTimingInitTypeDef p; + + /*-- FSMC Configuration ------------------------------------------------------*/ + /*----------------------- SRAM Bank 4 ----------------------------------------*/ + /* FSMC_Bank1_NORSRAM4 configuration */ + p.FSMC_AddressSetupTime = 0; + p.FSMC_AddressHoldTime = 0; + p.FSMC_DataSetupTime = 2; + p.FSMC_BusTurnAroundDuration = 0; + p.FSMC_CLKDivision = 0; + p.FSMC_DataLatency = 0; + p.FSMC_AccessMode = FSMC_AccessMode_A; + + /* Color LCD configuration ------------------------------------ + LCD configured as follow: + - Data/Address MUX = Disable + - Memory Type = SRAM + - Data Width = 16bit + - Write Operation = Enable + - Extended Mode = Enable + - Asynchronous Wait = Disable */ + FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2; + FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable; + FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM; + FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b; + FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable; + FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low; + FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable; + FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState; + FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable; + FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable; + FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable; +// FSMC_NORSRAMInitStructure.FSMC_AsyncWait = FSMC_AsyncWait_Disable; + FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable; + FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p; + FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p; + + FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure); + + /* BANK 4 (of NOR/SRAM Bank 1~4) is enabled */ + FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE); +} + + +void LCD_X_Init(void) +{ + /* Configure the LCD Control pins --------------------------------------------*/ + LCD_CtrlLinesConfig(); + + /* Configure the FSMC Parallel interface -------------------------------------*/ + LCD_FSMCConfig(); +} + + +/******************************************************************************* +* Function Name : LCD_WriteReg +* Description : Writes to the selected LCD register. +* Input : - LCD_Reg: address of the selected register. +* - LCD_RegValue: value to write to the selected register. +* Output : None +* Return : None +*******************************************************************************/ +void LCD_WriteReg(u8 LCD_Reg,u16 LCD_RegValue) +{ + /* Write 16-bit Index, then Write Reg */ + LCD->LCD_REG = LCD_Reg; + /* Write 16-bit Reg */ + LCD->LCD_RAM = LCD_RegValue; +} + +/******************************************************************************* +* Function Name : LCD_ReadReg +* Description : Reads the selected LCD Register. +* Input : None +* Output : None +* Return : LCD Register Value. +*******************************************************************************/ +u16 LCD_ReadReg(u8 LCD_Reg) +{ + /* Write 16-bit Index (then Read Reg) */ + LCD->LCD_REG = LCD_Reg; + /* Read 16-bit Reg */ + return (LCD->LCD_RAM); +} + +/******************************************************************************* +* Function Name : LCD_WriteRAM_Prepare +* Description : Prepare to write to the LCD RAM. +* Input : None +* Output : None +* Return : None +*******************************************************************************/ +void LCD_WriteRAM_Prepare(void) +{ + LCD->LCD_REG = R34; +} + +/******************************************************************************* +* Function Name : LCD_WriteRAM +* Description : Writes to the LCD RAM. +* Input : - RGB_Code: the pixel color in RGB mode (5-6-5). +* Output : None +* Return : None +*******************************************************************************/ +void LCD_WriteRAM(u16 RGB_Code) +{ + /* Write 16-bit GRAM Reg */ + LCD->LCD_RAM = RGB_Code; +} + +/******************************************************************************* +* Function Name : LCD_ReadRAM +* Description : Reads the LCD RAM. +* Input : None +* Output : None +* Return : LCD RAM Value. +*******************************************************************************/ +u16 LCD_ReadRAM(void) +{ + //u16 dummy; + /* Write 16-bit Index (then Read Reg) */ + LCD->LCD_REG = R34; /* Select GRAM Reg */ + /* Read 16-bit Reg */ + //dummy = LCD->LCD_RAM; + return LCD->LCD_RAM; +} + +/******************************************************************************* +* Function Name : LCD_SetCursor +* Description : Sets the cursor position. +* Input : - Xpos: specifies the X position. +* - Ypos: specifies the Y position. +* Output : None +* Return : None +*******************************************************************************/ + + +void LCD_SetCursor(u16 Xpos, u16 Ypos) +{ + LCD_WriteReg(0x06,Ypos>>8); + LCD_WriteReg(0x07,Ypos); + + LCD_WriteReg(0x02,Xpos>>8); + LCD_WriteReg(0x03,Xpos); +} + + +void Delay(u32 nCount) +{ + u32 TimingDelay; + while (nCount--) + { + for (TimingDelay=0;TimingDelay<10000;TimingDelay++); + } +} + +void ili9320_Initializtion(void) +{ + /***************************** + ** 硬件连接说明 ** + ** STM32 ili9320 ** + ** PE0~15 <----> DB0~15 ** + ** PD15 <----> nRD ** + ** PD14 <----> RS ** + ** PD13 <----> nWR ** + ** PD12 <----> nCS ** + ** PD11 <----> nReset ** + ** PC0 <----> BK_LED ** + ******************************/ + u16 i; + LCD_X_Init(); + + { + GPIO_InitTypeDef GPIO_InitStructure; + + RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF,ENABLE); + + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz; + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10; + GPIO_Init(GPIOF,&GPIO_InitStructure); + } + GPIO_ResetBits(GPIOF, GPIO_Pin_10); + Delay(5); + GPIO_SetBits(GPIOF, GPIO_Pin_10); + Delay(5); + + DeviceCode = LCD_ReadReg(0x0000); + if (DeviceCode==0x9325||DeviceCode==0x9328) + { + LCD_WriteReg(0x00e7,0x0010); + LCD_WriteReg(0x0000,0x0001); //start internal osc + LCD_WriteReg(0x0001,0x0100); + LCD_WriteReg(0x0002,0x0700); //power on sequence + /* [5:4]-ID~ID0 [3]-AM-1垂直-0水平 */ + LCD_WriteReg(0x0003,(1<<12)|(1<<5)|(0<<4) | (1<<3) ); + LCD_WriteReg(0x0004,0x0000); + LCD_WriteReg(0x0008,0x0207); + LCD_WriteReg(0x0009,0x0000); + LCD_WriteReg(0x000a,0x0000); //display setting + LCD_WriteReg(0x000c,0x0001); //display setting + LCD_WriteReg(0x000d,0x0000); //0f3c + LCD_WriteReg(0x000f,0x0000); + //Power On sequence // + LCD_WriteReg(0x0010,0x0000); + LCD_WriteReg(0x0011,0x0007); + LCD_WriteReg(0x0012,0x0000); + LCD_WriteReg(0x0013,0x0000); + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0010,0x1590); + LCD_WriteReg(0x0011,0x0227); + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0012,0x009c); + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0013,0x1900); + LCD_WriteReg(0x0029,0x0023); + LCD_WriteReg(0x002b,0x000e); + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0020,0x0000); + LCD_WriteReg(0x0021,0x0000); +/////////////////////////////////////////////////////// + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0030,0x0007); + LCD_WriteReg(0x0031,0x0707); + LCD_WriteReg(0x0032,0x0006); + LCD_WriteReg(0x0035,0x0704); + LCD_WriteReg(0x0036,0x1f04); + LCD_WriteReg(0x0037,0x0004); + LCD_WriteReg(0x0038,0x0000); + LCD_WriteReg(0x0039,0x0706); + LCD_WriteReg(0x003c,0x0701); + LCD_WriteReg(0x003d,0x000f); + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x0050,0x0000); + LCD_WriteReg(0x0051,0x00ef); + LCD_WriteReg(0x0052,0x0000); + LCD_WriteReg(0x0053,0x013f); + LCD_WriteReg(0x0060,0xa700); + LCD_WriteReg(0x0061,0x0001); + LCD_WriteReg(0x006a,0x0000); + LCD_WriteReg(0x0080,0x0000); + LCD_WriteReg(0x0081,0x0000); + LCD_WriteReg(0x0082,0x0000); + LCD_WriteReg(0x0083,0x0000); + LCD_WriteReg(0x0084,0x0000); + LCD_WriteReg(0x0085,0x0000); + + LCD_WriteReg(0x0090,0x0010); + LCD_WriteReg(0x0092,0x0000); + LCD_WriteReg(0x0093,0x0003); + LCD_WriteReg(0x0095,0x0110); + LCD_WriteReg(0x0097,0x0000); + LCD_WriteReg(0x0098,0x0000); + //display on sequence + LCD_WriteReg(0x0007,0x0133); + + LCD_WriteReg(0x0020,0x0000); + LCD_WriteReg(0x0021,0x0000); + } + #if 0 + else if (DeviceCode==0x9320||DeviceCode==0x9300) + { + LCD_WriteReg(0x00,0x0000); + LCD_WriteReg(0x01,0x0100); //Driver Output Contral. + LCD_WriteReg(0x02,0x0700); //LCD Driver Waveform Contral. +// LCD_WriteReg(0x03,0x1030); //Entry Mode Set. + LCD_WriteReg(0x03,0x1018); //Entry Mode Set. + + LCD_WriteReg(0x04,0x0000); //Scalling Contral. + LCD_WriteReg(0x08,0x0202); //Display Contral 2.(0x0207) + LCD_WriteReg(0x09,0x0000); //Display Contral 3.(0x0000) + LCD_WriteReg(0x0a,0x0000); //Frame Cycle Contal.(0x0000) + LCD_WriteReg(0x0c,(1<<0)); //Extern Display Interface Contral 1.(0x0000) + LCD_WriteReg(0x0d,0x0000); //Frame Maker Position. + LCD_WriteReg(0x0f,0x0000); //Extern Display Interface Contral 2. + + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + LCD_WriteReg(0x07,0x0101); //Display Contral. + for (i=50000;i>0;i--); + for (i=50000;i>0;i--); + + LCD_WriteReg(0x10,(1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4)); //Power Control 1.(0x16b0) + LCD_WriteReg(0x11,0x0007); //Power Control 2.(0x0001) + LCD_WriteReg(0x12,(1<<8)|(1<<4)|(0<<0)); //Power Control 3.(0x0138) + LCD_WriteReg(0x13,0x0b00); //Power Control 4. + LCD_WriteReg(0x29,0x0000); //Power Control 7. + + LCD_WriteReg(0x2b,(1<<14)|(1<<4)); + + LCD_WriteReg(0x50,0); //Set X Start. + LCD_WriteReg(0x51,239); //Set X End. + LCD_WriteReg(0x52,0); //Set Y Start. + LCD_WriteReg(0x53,319); //Set Y End. + + LCD_WriteReg(0x60,0x2700); //Driver Output Control. + LCD_WriteReg(0x61,0x0001); //Driver Output Control. + LCD_WriteReg(0x6a,0x0000); //Vertical Srcoll Control. + + LCD_WriteReg(0x80,0x0000); //Display Position? Partial Display 1. + LCD_WriteReg(0x81,0x0000); //RAM Address Start? Partial Display 1. + LCD_WriteReg(0x82,0x0000); //RAM Address End-Partial Display 1. + LCD_WriteReg(0x83,0x0000); //Displsy Position? Partial Display 2. + LCD_WriteReg(0x84,0x0000); //RAM Address Start? Partial Display 2. + LCD_WriteReg(0x85,0x0000); //RAM Address End? Partial Display 2. + + LCD_WriteReg(0x90,(0<<7)|(16<<0)); //Frame Cycle Contral.(0x0013) + LCD_WriteReg(0x92,0x0000); //Panel Interface Contral 2.(0x0000) + LCD_WriteReg(0x93,0x0001); //Panel Interface Contral 3. + LCD_WriteReg(0x95,0x0110); //Frame Cycle Contral.(0x0110) + LCD_WriteReg(0x97,(0<<8)); // + LCD_WriteReg(0x98,0x0000); //Frame Cycle Contral. + + + LCD_WriteReg(0x07,0x0173); //(0x0173) + } + else if (DeviceCode==0x9331) + { + LCD_WriteReg(0x00E7, 0x1014); + LCD_WriteReg(0x0001, 0x0100); // set SS and SM bit 0x0100 + LCD_WriteReg(0x0002, 0x0200); // set 1 line inversion + LCD_WriteReg(0x0003, 0x1030); // set GRAM write direction and BGR=1. 0x1030 + LCD_WriteReg(0x0008, 0x0202); // set the back porch and front porch + LCD_WriteReg(0x0009, 0x0000); // set non-display area refresh cycle ISC[3:0] + LCD_WriteReg(0x000A, 0x0000); // FMARK function + LCD_WriteReg(0x000C, 0x0000); // RGB interface setting + LCD_WriteReg(0x000D, 0x0000); // Frame marker Position + LCD_WriteReg(0x000F, 0x0000); // RGB interface polarity + //*************Power On sequence ****************// + LCD_WriteReg(0x0010, 0x0000); // SAP, BT[3:0], AP, DSTB, SLP, STB + LCD_WriteReg(0x0011, 0x0007); // DC1[2:0], DC0[2:0], VC[2:0] + LCD_WriteReg(0x0012, 0x0000); // VREG1OUT voltage + LCD_WriteReg(0x0013, 0x0000); // VDV[4:0] for VCOM amplitude + ili9320_Delay(200); // Dis-charge capacitor power voltage + LCD_WriteReg(0x0010, 0x1690); // SAP, BT[3:0], AP, DSTB, SLP, STB + LCD_WriteReg(0x0011, 0x0227); // DC1[2:0], DC0[2:0], VC[2:0] + ili9320_Delay(50); // Delay 50ms + LCD_WriteReg(0x0012, 0x000C); // Internal reference voltage= Vci; + ili9320_Delay(50); // Delay 50ms + LCD_WriteReg(0x0013, 0x0800); // Set VDV[4:0] for VCOM amplitude + LCD_WriteReg(0x0029, 0x0011); // Set VCM[5:0] for VCOMH + LCD_WriteReg(0x002B, 0x000B); // Set Frame Rate + ili9320_Delay(50); // Delay 50ms + LCD_WriteReg(0x0020, 0x0000); // GRAM horizontal Address + LCD_WriteReg(0x0021, 0x0000); // GRAM Vertical Address + // ----------- Adjust the Gamma Curve ----------// + LCD_WriteReg(0x0030, 0x0000); + LCD_WriteReg(0x0031, 0x0106); + LCD_WriteReg(0x0032, 0x0000); + LCD_WriteReg(0x0035, 0x0204); + LCD_WriteReg(0x0036, 0x160A); + LCD_WriteReg(0x0037, 0x0707); + LCD_WriteReg(0x0038, 0x0106); + LCD_WriteReg(0x0039, 0x0707); + LCD_WriteReg(0x003C, 0x0402); + LCD_WriteReg(0x003D, 0x0C0F); + //------------------ Set GRAM area ---------------// + LCD_WriteReg(0x0050, 0x0000); // Horizontal GRAM Start Address + LCD_WriteReg(0x0051, 0x00EF); // Horizontal GRAM End Address + LCD_WriteReg(0x0052, 0x0000); // Vertical GRAM Start Address + LCD_WriteReg(0x0053, 0x013F); // Vertical GRAM Start Address + LCD_WriteReg(0x0060, 0x2700); // Gate Scan Line + LCD_WriteReg(0x0061, 0x0001); // NDL,VLE, REV + LCD_WriteReg(0x006A, 0x0000); // set scrolling line + //-------------- Partial Display Control ---------// + LCD_WriteReg(0x0080, 0x0000); + LCD_WriteReg(0x0081, 0x0000); + LCD_WriteReg(0x0082, 0x0000); + LCD_WriteReg(0x0083, 0x0000); + LCD_WriteReg(0x0084, 0x0000); + LCD_WriteReg(0x0085, 0x0000); + //-------------- Panel Control -------------------// + LCD_WriteReg(0x0090, 0x0010); + LCD_WriteReg(0x0092, 0x0600); + LCD_WriteReg(0x0007,0x0021); + ili9320_Delay(50); + LCD_WriteReg(0x0007,0x0061); + ili9320_Delay(50); + LCD_WriteReg(0x0007,0x0133); // 262K color and display ON + ili9320_Delay(50); + } + else if (DeviceCode==0x9919) + { + //*********POWER ON &RESET DISPLAY OFF + LCD_WriteReg(0x28,0x0006); + + LCD_WriteReg(0x00,0x0001); + + LCD_WriteReg(0x10,0x0000); + + LCD_WriteReg(0x01,0x72ef); + + LCD_WriteReg(0x02,0x0600); + + LCD_WriteReg(0x03,0x6a38); + + LCD_WriteReg(0x11,0x6874);//70 + + + // RAM WRITE DATA MASK + LCD_WriteReg(0x0f,0x0000); + // RAM WRITE DATA MASK + LCD_WriteReg(0x0b,0x5308); + + LCD_WriteReg(0x0c,0x0003); + + LCD_WriteReg(0x0d,0x000a); + + LCD_WriteReg(0x0e,0x2e00); //0030 + + LCD_WriteReg(0x1e,0x00be); + + LCD_WriteReg(0x25,0x8000); + + LCD_WriteReg(0x26,0x7800); + + LCD_WriteReg(0x27,0x0078); + + LCD_WriteReg(0x4e,0x0000); + + LCD_WriteReg(0x4f,0x0000); + + LCD_WriteReg(0x12,0x08d9); + + // -----------------Adjust the Gamma Curve----// + LCD_WriteReg(0x30,0x0000); //0007 + + LCD_WriteReg(0x31,0x0104); //0203 + + LCD_WriteReg(0x32,0x0100); //0001 + + LCD_WriteReg(0x33,0x0305); //0007 + + LCD_WriteReg(0x34,0x0505); //0007 + + LCD_WriteReg(0x35,0x0305); //0407 + + LCD_WriteReg(0x36,0x0707); //0407 + + LCD_WriteReg(0x37,0x0300); //0607 + + LCD_WriteReg(0x3a,0x1200); //0106 + + LCD_WriteReg(0x3b,0x0800); + + LCD_WriteReg(0x07,0x0033); + } + else if (DeviceCode==0x1505) + { + // second release on 3/5 ,luminance is acceptable,water wave appear during camera preview + LCD_WriteReg(0x0007,0x0000); + ili9320_Delay(5); + LCD_WriteReg(0x0012,0x011C);//0x011A why need to set several times? + LCD_WriteReg(0x00A4,0x0001);//NVM + // + LCD_WriteReg(0x0008,0x000F); + LCD_WriteReg(0x000A,0x0008); + LCD_WriteReg(0x000D,0x0008); + + //GAMMA CONTROL/ + LCD_WriteReg(0x0030,0x0707); + LCD_WriteReg(0x0031,0x0007); //0x0707 + LCD_WriteReg(0x0032,0x0603); + LCD_WriteReg(0x0033,0x0700); + LCD_WriteReg(0x0034,0x0202); + LCD_WriteReg(0x0035,0x0002); //?0x0606 + LCD_WriteReg(0x0036,0x1F0F); + LCD_WriteReg(0x0037,0x0707); //0x0f0f 0x0105 + LCD_WriteReg(0x0038,0x0000); + LCD_WriteReg(0x0039,0x0000); + LCD_WriteReg(0x003A,0x0707); + LCD_WriteReg(0x003B,0x0000); //0x0303 + LCD_WriteReg(0x003C,0x0007); //?0x0707 + LCD_WriteReg(0x003D,0x0000); //0x1313//0x1f08 + ili9320_Delay(5); + LCD_WriteReg(0x0007,0x0001); + LCD_WriteReg(0x0017,0x0001); //Power supply startup enable + ili9320_Delay(5); + + //power control// + LCD_WriteReg(0x0010,0x17A0); + LCD_WriteReg(0x0011,0x0217); //reference voltage VC[2:0] Vciout = 1.00*Vcivl + LCD_WriteReg(0x0012,0x011E);//0x011c //Vreg1out = Vcilvl*1.80 is it the same as Vgama1out ? + LCD_WriteReg(0x0013,0x0F00); //VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl + LCD_WriteReg(0x002A,0x0000); + LCD_WriteReg(0x0029,0x000A); //0x0001F Vcomh = VCM1[4:0]*Vreg1out gate source voltage?? + LCD_WriteReg(0x0012,0x013E); // 0x013C power supply on + //Coordinates Control// + LCD_WriteReg(0x0050,0x0000);//0x0e00 + LCD_WriteReg(0x0051,0x00EF); + LCD_WriteReg(0x0052,0x0000); + LCD_WriteReg(0x0053,0x013F); + //Pannel Image Control// + LCD_WriteReg(0x0060,0x2700); + LCD_WriteReg(0x0061,0x0001); + LCD_WriteReg(0x006A,0x0000); + LCD_WriteReg(0x0080,0x0000); + //Partial Image Control// + LCD_WriteReg(0x0081,0x0000); + LCD_WriteReg(0x0082,0x0000); + LCD_WriteReg(0x0083,0x0000); + LCD_WriteReg(0x0084,0x0000); + LCD_WriteReg(0x0085,0x0000); + //Panel Interface Control// + LCD_WriteReg(0x0090,0x0013); //0x0010 frenqucy + LCD_WriteReg(0x0092,0x0300); + LCD_WriteReg(0x0093,0x0005); + LCD_WriteReg(0x0095,0x0000); + LCD_WriteReg(0x0097,0x0000); + LCD_WriteReg(0x0098,0x0000); + + LCD_WriteReg(0x0001,0x0100); + LCD_WriteReg(0x0002,0x0700); + LCD_WriteReg(0x0003,0x1030); + LCD_WriteReg(0x0004,0x0000); + LCD_WriteReg(0x000C,0x0000); + LCD_WriteReg(0x000F,0x0000); + LCD_WriteReg(0x0020,0x0000); + LCD_WriteReg(0x0021,0x0000); + LCD_WriteReg(0x0007,0x0021); + ili9320_Delay(20); + LCD_WriteReg(0x0007,0x0061); + ili9320_Delay(20); + LCD_WriteReg(0x0007,0x0173); + ili9320_Delay(20); + } + else if (DeviceCode==0x8989) + { + LCD_WriteReg(0x0000,0x0001); + ili9320_Delay(50000); //打开晶振 + LCD_WriteReg(0x0003,0xA8A4); + ili9320_Delay(50000); //0xA8A4 + LCD_WriteReg(0x000C,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x000D,0x080C); + ili9320_Delay(50000); + LCD_WriteReg(0x000E,0x2B00); + ili9320_Delay(50000); + LCD_WriteReg(0x001E,0x00B0); + ili9320_Delay(50000); + LCD_WriteReg(0x0001,0x2B3F); + ili9320_Delay(50000); //驱动输出控制320*240 0x6B3F + LCD_WriteReg(0x0002,0x0600); + ili9320_Delay(50000); + LCD_WriteReg(0x0010,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0011,0x6070); + ili9320_Delay(50000); //0x4030 //定义数据格式 16位色 横屏 0x6058 + LCD_WriteReg(0x0005,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0006,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0016,0xEF1C); + ili9320_Delay(50000); + LCD_WriteReg(0x0017,0x0003); + ili9320_Delay(50000); + LCD_WriteReg(0x0007,0x0233); + ili9320_Delay(50000); //0x0233 + LCD_WriteReg(0x000B,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x000F,0x0000); + ili9320_Delay(50000); //扫描开始地址 + LCD_WriteReg(0x0041,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0042,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0048,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0049,0x013F); + ili9320_Delay(50000); + LCD_WriteReg(0x004A,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x004B,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0044,0xEF00); + ili9320_Delay(50000); + LCD_WriteReg(0x0045,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0046,0x013F); + ili9320_Delay(50000); + LCD_WriteReg(0x0030,0x0707); + ili9320_Delay(50000); + LCD_WriteReg(0x0031,0x0204); + ili9320_Delay(50000); + LCD_WriteReg(0x0032,0x0204); + ili9320_Delay(50000); + LCD_WriteReg(0x0033,0x0502); + ili9320_Delay(50000); + LCD_WriteReg(0x0034,0x0507); + ili9320_Delay(50000); + LCD_WriteReg(0x0035,0x0204); + ili9320_Delay(50000); + LCD_WriteReg(0x0036,0x0204); + ili9320_Delay(50000); + LCD_WriteReg(0x0037,0x0502); + ili9320_Delay(50000); + LCD_WriteReg(0x003A,0x0302); + ili9320_Delay(50000); + LCD_WriteReg(0x003B,0x0302); + ili9320_Delay(50000); + LCD_WriteReg(0x0023,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0024,0x0000); + ili9320_Delay(50000); + LCD_WriteReg(0x0025,0x8000); + ili9320_Delay(50000); + LCD_WriteReg(0x004f,0); //行首址0 + LCD_WriteReg(0x004e,0); //列首址0 + } + else if (DeviceCode==0x7783) + { + // Start Initial Sequence + LCD_WriteReg(0x00FF,0x0001); + LCD_WriteReg(0x00F3,0x0008); + LCD_WriteReg(0x0001,0x0100); + LCD_WriteReg(0x0002,0x0700); + LCD_WriteReg(0x0003,0x1030); //0x1030 + LCD_WriteReg(0x0008,0x0302); + LCD_WriteReg(0x0008,0x0207); + LCD_WriteReg(0x0009,0x0000); + LCD_WriteReg(0x000A,0x0000); + LCD_WriteReg(0x0010,0x0000); //0x0790 + LCD_WriteReg(0x0011,0x0005); + LCD_WriteReg(0x0012,0x0000); + LCD_WriteReg(0x0013,0x0000); + ili9320_Delay(50); + LCD_WriteReg(0x0010,0x12B0); + ili9320_Delay(50); + LCD_WriteReg(0x0011,0x0007); + ili9320_Delay(50); + LCD_WriteReg(0x0012,0x008B); + ili9320_Delay(50); + LCD_WriteReg(0x0013,0x1700); + ili9320_Delay(50); + LCD_WriteReg(0x0029,0x0022); + + //################# void Gamma_Set(void) ####################// + LCD_WriteReg(0x0030,0x0000); + LCD_WriteReg(0x0031,0x0707); + LCD_WriteReg(0x0032,0x0505); + LCD_WriteReg(0x0035,0x0107); + LCD_WriteReg(0x0036,0x0008); + LCD_WriteReg(0x0037,0x0000); + LCD_WriteReg(0x0038,0x0202); + LCD_WriteReg(0x0039,0x0106); + LCD_WriteReg(0x003C,0x0202); + LCD_WriteReg(0x003D,0x0408); + ili9320_Delay(50); + + + LCD_WriteReg(0x0050,0x0000); + LCD_WriteReg(0x0051,0x00EF); + LCD_WriteReg(0x0052,0x0000); + LCD_WriteReg(0x0053,0x013F); + LCD_WriteReg(0x0060,0xA700); + LCD_WriteReg(0x0061,0x0001); + LCD_WriteReg(0x0090,0x0033); + LCD_WriteReg(0x002B,0x000B); + //LCD_WriteReg(0x0007,0x0133); + ili9320_Delay(50); + } + #endif + for (i=50000;i>0;i--); + ili9320_Clear(White); +} + +/**************************************************************************** +* 名 称：void ili9320_SetCursor(u16 x,u16 y) +* 功 能：设置屏幕座标 +* 入口参数：x 行座标 +* y 列座标 +* 出口参数：无 +* 说 明： +* 调用方法：ili9320_SetCursor(10,10); +****************************************************************************/ +__inline void ili9320_SetCursor(u16 x,u16 y) +{ + LCD_WriteReg(0x0020,x); /* 0-239 */ + LCD_WriteReg(0x0021,y); /* 0-319 */ +} + +/**************************************************************************** +* 名 称：void ili9320_SetWindows(u16 StartX,u16 StartY,u16 EndX,u16 EndY) +* 功 能：设置窗口区域 +* 入口参数：StartX 行起始座标 +* StartY 列起始座标 +* EndX 行结束座标 +* EndY 列结束座标 +* 出口参数：无 +* 说 明： +* 调用方法：ili9320_SetWindows(0,0,100,100)； +****************************************************************************/ +__inline void ili9320_SetWindows(u16 StartX,u16 StartY,u16 EndX,u16 EndY) +{ + ili9320_SetCursor(StartX,StartY); + LCD_WriteReg(0x0050, StartX); + LCD_WriteReg(0x0052, StartY); + LCD_WriteReg(0x0051, EndX); + LCD_WriteReg(0x0053, EndY); +} + +/**************************************************************************** +* 名 称：void ili9320_Clear(u16 dat) +* 功 能：将屏幕填充成指定的颜色，如清屏，则填充 0xffff +* 入口参数：dat 填充值 +* 出口参数：无 +* 说 明： +* 调用方法：ili9320_Clear(0xffff); +****************************************************************************/ +void ili9320_Clear(u16 Color) +{ + u32 index=0; + ili9320_SetCursor(0,0); + LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + for (index=0;index<76800;index++) + { + LCD->LCD_RAM=Color; + } +} + +/**************************************************************************** +* 名 称：u16 ili9320_GetPoint(u16 x,u16 y) +* 功 能：获取指定座标的颜色值 +* 入口参数：x 行座标 +* y 列座标 +* 出口参数：当前座标颜色值 +* 说 明： +* 调用方法：i=ili9320_GetPoint(10,10); +****************************************************************************/ +u16 ili9320_GetPoint(u16 x,u16 y) +{ + ili9320_SetCursor(x,y); + return (ili9320_BGR2RGB(LCD_ReadRAM())); +} +/**************************************************************************** +* 名 称：void ili9320_SetPoint(u16 x,u16 y,u16 point) +* 功 能：在指定座标画点 +* 入口参数：x 行座标 +* y 列座标 +* point 点的颜色 +* 出口参数：无 +* 说 明： +* 调用方法：ili9320_SetPoint(10,10,0x0fe0); +****************************************************************************/ +void ili9320_SetPoint(u16 x,u16 y,u16 point) +{ + if ( (x>320)||(y>240) ) return; + ili9320_SetCursor(x,y); + + LCD_WriteRAM_Prepare(); + LCD_WriteRAM(point); +} + +/**************************************************************************** +* 名 称：void ili9320_DrawPicture(u16 StartX,u16 StartY,u16 EndX,u16 EndY,u16 *pic) +* 功 能：在指定座标范围显示一副图片 +* 入口参数：StartX 行起始座标 +* StartY 列起始座标 +* EndX 行结束座标 +* EndY 列结束座标 + pic 图片头指针 +* 出口参数：无 +* 说 明：图片取模格式为水平扫描，16位颜色模式 +* 调用方法：ili9320_DrawPicture(0,0,100,100,(u16*)demo); +****************************************************************************/ +void ili9320_DrawPicture(u16 StartX,u16 StartY,u16 EndX,u16 EndY,u16 *pic) +{ + u16 i; + ili9320_SetWindows(StartX,StartY,EndX,EndY); + ili9320_SetCursor(StartX,StartY); + + LCD_WriteRAM_Prepare(); + for (i=0;i<(EndX*EndY);i++) + { + LCD_WriteRAM(*pic++); + } +} + + +/**************************************************************************** +* 名 称：u16 ili9320_BGR2RGB(u16 c) +* 功 能：RRRRRGGGGGGBBBBB 改为 BBBBBGGGGGGRRRRR 格式 +* 入口参数：c BRG 颜色值 +* 出口参数：RGB 颜色值 +* 说 明：内部函数调用 +* 调用方法： +****************************************************************************/ +u16 ili9320_BGR2RGB(u16 c) +{ + u16 r, g, b, rgb; + + b = (c>>0) & 0x1f; + g = (c>>5) & 0x3f; + r = (c>>11) & 0x1f; + + rgb = (b<<11) + (g<<5) + (r<<0); + + return( rgb ); +} diff --git a/bsp/stm32_radio/ili9325/ili9320.h b/bsp/stm32_radio/ili9325/ili9320.h new file mode 100644 index 0000000000..c766238313 --- /dev/null +++ b/bsp/stm32_radio/ili9325/ili9320.h @@ -0,0 +1,15 @@ +#ifndef ILI9320_H_INCLUDED +#define ILI9320_H_INCLUDED + +extern void ili9320_Initializtion(void); +extern void ili9320_SetCursor(u16 x,u16 y); +extern void ili9320_Clear(u16 Color); + +extern u16 ili9320_BGR2RGB(u16 c); + +extern void LCD_WriteRAM_Prepare(void); +extern void LCD_WriteRAM(u16 RGB_Code); +extern u16 LCD_ReadRAM(void); +extern void LCD_WriteReg(u8 LCD_Reg,u16 LCD_RegValue); + +#endif diff --git a/bsp/stm32_radio/lcd.c b/bsp/stm32_radio/lcd.c index 4ae7b1a274..84f825abc8 100644 --- a/bsp/stm32_radio/lcd.c +++ b/bsp/stm32_radio/lcd.c @@ -1,11 +1,25 @@ #include "stm32f10x.h" #include "rtthread.h" -#include "fmt0371/FMT0371.h" #include #include #include #include +#define lcd_hw_version 1 +/* +1 FMT0371 +2 ILI9325 +*/ + +#if (lcd_hw_version == 1) +#include "fmt0371/FMT0371.h" +#endif + +#if (lcd_hw_version == 2) +#include "ili9325/ili9320.h" +#endif + +rt_err_t rt_hw_lcd_init(void); void rt_hw_lcd_update(rtgui_rect_t *rect); rt_uint8_t * rt_hw_lcd_get_framebuffer(void); void rt_hw_lcd_set_pixel(rtgui_color_t *c, rt_base_t x, rt_base_t y); @@ -16,45 +30,75 @@ void rt_hw_lcd_draw_raw_hline(rt_uint8_t *pixels, rt_base_t x1, rt_base_t x2, rt struct rtgui_graphic_driver _rtgui_lcd_driver = { - "lcd", - 2, - 240, - 320, - rt_hw_lcd_update, - rt_hw_lcd_get_framebuffer, - rt_hw_lcd_set_pixel, - rt_hw_lcd_get_pixel, - rt_hw_lcd_draw_hline, - rt_hw_lcd_draw_vline, - rt_hw_lcd_draw_raw_hline + "lcd", + 2, + 240, + 320, + rt_hw_lcd_update, + rt_hw_lcd_get_framebuffer, + rt_hw_lcd_set_pixel, + rt_hw_lcd_get_pixel, + rt_hw_lcd_draw_hline, + rt_hw_lcd_draw_vline, + rt_hw_lcd_draw_raw_hline }; +extern void info_init(void); +extern void player_init(void); +void radio_rtgui_init(void) +{ + rtgui_rect_t rect; + + rtgui_system_server_init(); + + /* register dock panel */ + rect.x1 = 0; + rect.y1 = 0; + rect.x2 = 240; + rect.y2 = 25; + rtgui_panel_register("info", &rect); + + /* register main panel */ + rect.x1 = 0; + rect.y1 = 25; + rect.x2 = 320; + rect.y2 = 320; + rtgui_panel_register("main", &rect); + rtgui_panel_set_default_focused("main"); + + rt_hw_lcd_init(); + + info_init(); + player_init(); +} + +#if (lcd_hw_version == 1) void rt_hw_lcd_update(rtgui_rect_t *rect) { - /* nothing for none-DMA mode driver */ + /* nothing for none-DMA mode driver */ } rt_uint8_t * rt_hw_lcd_get_framebuffer(void) { - return RT_NULL; /* no framebuffer driver */ + return RT_NULL; /* no framebuffer driver */ } void rt_hw_lcd_set_pixel(rtgui_color_t *c, rt_base_t x, rt_base_t y) { unsigned short p; - /* get color pixel */ - p = rtgui_color_to_565p(*c); + /* get color pixel */ + p = rtgui_color_to_565p(*c); - /* set X point */ + /* set X point */ LCD_ADDR = 0x02; LCD_DATA = x; - /* set Y point */ + /* set Y point */ LCD_ADDR = 0x03; LCD_DATA16(y); - /* write pixel */ + /* write pixel */ LCD_ADDR = 0x0E; LCD_DATA16(p); } @@ -63,92 +107,93 @@ void rt_hw_lcd_get_pixel(rtgui_color_t *c, rt_base_t x, rt_base_t y) { unsigned short p; - /* set X point */ + /* set X point */ LCD_ADDR = 0x02; LCD_DATA = x; - /* set Y point */ + /* set Y point */ LCD_ADDR = 0x03; LCD_DATA16( y ); - /* read pixel */ - LCD_ADDR = 0x0F; - LCD_DATA16_READ(p); + /* read pixel */ + LCD_ADDR = 0x0F; + LCD_DATA16_READ(p); - *c = rtgui_color_from_565p(p); + *c = rtgui_color_from_565p(p); } void rt_hw_lcd_draw_hline(rtgui_color_t *c, rt_base_t x1, rt_base_t x2, rt_base_t y) { unsigned short p; - /* get color pixel */ - p = rtgui_color_to_565p(*c); + /* get color pixel */ + p = rtgui_color_to_565p(*c); - /* set X point */ + /* set X point */ LCD_ADDR = 0x02; LCD_DATA = x1; - /* set Y point */ + /* set Y point */ LCD_ADDR = 0x03; LCD_DATA16( y ); - /* write pixel */ + /* write pixel */ LCD_ADDR = 0x0E; - while (x1 < x2) - { - LCD_DATA16(p); - x1 ++; - } + while (x1 < x2) + { + LCD_DATA16(p); + x1 ++; + } } void rt_hw_lcd_draw_vline(rtgui_color_t *c, rt_base_t x, rt_base_t y1, rt_base_t y2) { unsigned short p; - /* get color pixel */ - p = rtgui_color_to_565p(*c); + /* get color pixel */ + p = rtgui_color_to_565p(*c); - /* set X point */ + /* set X point */ LCD_ADDR = 0x02; LCD_DATA = x; - while(y1 < y2) - { - /* set Y point */ - LCD_ADDR = 0x03; - LCD_DATA16( y1 ); + while (y1 < y2) + { + /* set Y point */ + LCD_ADDR = 0x03; + LCD_DATA16( y1 ); - /* write pixel */ - LCD_ADDR = 0x0E; - LCD_DATA16(p); + /* write pixel */ + LCD_ADDR = 0x0E; + LCD_DATA16(p); - y1 ++; - } + y1 ++; + } } void rt_hw_lcd_draw_raw_hline(rt_uint8_t *pixels, rt_base_t x1, rt_base_t x2, rt_base_t y) { rt_uint16_t *ptr; - /* get pixel */ - ptr = (rt_uint16_t*) pixels; + /* get pixel */ + ptr = (rt_uint16_t*) pixels; - /* set X point */ + /* set X point */ LCD_ADDR = 0x02; LCD_DATA = x1; - /* set Y point */ + /* set Y point */ LCD_ADDR = 0x03; LCD_DATA16( y ); - /* write pixel */ + /* write pixel */ LCD_ADDR = 0x0E; - while (x1 < x2) - { - LCD_DATA16(*ptr); - x1 ++; ptr ++; - } + while (x1 < x2) + { + LCD_DATA16(*ptr); + x1 ++; + ptr ++; + } } rt_err_t rt_hw_lcd_init(void) @@ -166,60 +211,186 @@ rt_err_t rt_hw_lcd_init(void) ftm0371_init(); #ifndef DRIVER_TEST - /* add lcd driver into graphic driver */ - rtgui_graphic_driver_add(&_rtgui_lcd_driver); + /* add lcd driver into graphic driver */ + rtgui_graphic_driver_add(&_rtgui_lcd_driver); #endif - return RT_EOK; -} - -void radio_rtgui_init() -{ - rtgui_rect_t rect; - - rtgui_system_server_init(); - - /* register dock panel */ - rect.x1 = 0; - rect.y1 = 0; - rect.x2 = 240; - rect.y2 = 25; - rtgui_panel_register("info", &rect); - - /* register main panel */ - rect.x1 = 0; - rect.y1 = 25; - rect.x2 = 320; - rect.y2 = 320; - rtgui_panel_register("main", &rect); - rtgui_panel_set_default_focused("main"); - - rt_hw_lcd_init(); - - info_init(); - player_init(); + return RT_EOK; } #include void hline(rt_base_t x1, rt_base_t x2, rt_base_t y, rt_uint32_t pixel) { - rt_hw_lcd_draw_hline(&pixel, x1, x2, y); + rt_hw_lcd_draw_hline(&pixel, x1, x2, y); } FINSH_FUNCTION_EXPORT(hline, draw a hline); void vline(int x, int y1, int y2, rt_uint32_t pixel) { - rt_hw_lcd_draw_vline(&pixel, x, y1, y2); + rt_hw_lcd_draw_vline(&pixel, x, y1, y2); } FINSH_FUNCTION_EXPORT(vline, draw a vline); void cls() { - rt_size_t index; - rtgui_color_t white = RTGUI_RGB(0xff, 0xff, 0xff); + rt_size_t index; + rtgui_color_t white = RTGUI_RGB(0xff, 0xff, 0xff); - for(index = 0; index < 320; index ++) - rt_hw_lcd_draw_hline(&white, 0, 240, index); + for (index = 0; index < 320; index ++) + rt_hw_lcd_draw_hline(&white, 0, 240, index); } FINSH_FUNCTION_EXPORT(cls, clear screen); +#endif + +#if (lcd_hw_version == 2) +void rt_hw_lcd_update(rtgui_rect_t *rect) +{ + /* nothing for none-DMA mode driver */ +} + +rt_uint8_t * rt_hw_lcd_get_framebuffer(void) +{ + return RT_NULL; /* no framebuffer driver */ +} + +/* 设置像素点 颜色,X,Y */ +void rt_hw_lcd_set_pixel(rtgui_color_t *c, rt_base_t x, rt_base_t y) +{ + unsigned short p; + + if ( (x>320)||(y>240) ) return; + + /* get color pixel */ + p = rtgui_color_to_565p(*c); + ili9320_SetCursor(x,y); + + LCD_WriteRAM_Prepare(); + LCD_WriteRAM(p); +} + +/* 获取像素点颜色 */ +void rt_hw_lcd_get_pixel(rtgui_color_t *c, rt_base_t x, rt_base_t y) +{ + unsigned short p; + + ili9320_SetCursor(x,y); + //if (DeviceCode==0x7783) + //{ + // p = (LCD_ReadRAM()); + //} + //else + //{ + p = (ili9320_BGR2RGB(LCD_ReadRAM())); + //} + *c = rtgui_color_from_565p(p); +} + +/* 画水平线 */ +void rt_hw_lcd_draw_hline(rtgui_color_t *c, rt_base_t x1, rt_base_t x2, rt_base_t y) +{ + unsigned short p; + + /* get color pixel */ + p = rtgui_color_to_565p(*c); + + /* [5:4]-ID~ID0 [3]-AM-1垂直-0水平 */ + LCD_WriteReg(0x0003,(1<<12)|(1<<5)|(0<<4) | (0<<3) ); + + ili9320_SetCursor(x1, y); + LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + while (x1 < x2) + { + //LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + LCD_WriteRAM(p); + x1++; + //ili9320_SetCursor(x1, y); + } +} + +/* 垂直线 */ +void rt_hw_lcd_draw_vline(rtgui_color_t *c, rt_base_t x, rt_base_t y1, rt_base_t y2) +{ + unsigned short p; + + /* get color pixel */ + p = rtgui_color_to_565p(*c); + + /* [5:4]-ID~ID0 [3]-AM-1垂直-0水平 */ + LCD_WriteReg(0x0003,(1<<12)|(1<<5)|(0<<4) | (1<<3) ); + + ili9320_SetCursor(x, y1); + LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + while (y1 < y2) + { + //LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + LCD_WriteRAM(p); + y1++; + //ili9320_SetCursor(x, y1); + } +} + +/* ?? */ +void rt_hw_lcd_draw_raw_hline(rt_uint8_t *pixels, rt_base_t x1, rt_base_t x2, rt_base_t y) +{ + rt_uint16_t *ptr; + + /* get pixel */ + ptr = (rt_uint16_t*) pixels; + + /* [5:4]-ID~ID0 [3]-AM-1垂直-0水平 */ + //LCD_WriteReg(0x0003,(1<<12)|(1<<5)|(0<<4) | (0<<3) ); + + ili9320_SetCursor(x1, y); + LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + while (x1 < x2) + { + LCD_WriteRAM_Prepare(); /* Prepare to write GRAM */ + LCD_WriteRAM( *ptr ); + x1 ++; + ptr ++; + ili9320_SetCursor(x1, y); + } +} + +rt_err_t rt_hw_lcd_init(void) +{ + GPIO_InitTypeDef GPIO_InitStructure; + + RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF,ENABLE); + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_Init(GPIOF,&GPIO_InitStructure); + GPIO_SetBits(GPIOF,GPIO_Pin_9); + + ili9320_Initializtion(); + +#ifndef DRIVER_TEST + /* add lcd driver into graphic driver */ + rtgui_graphic_driver_add(&_rtgui_lcd_driver); +#endif + + return RT_EOK; +} + +#include + +void hline(rt_base_t x1, rt_base_t x2, rt_base_t y, rt_uint32_t pixel) +{ + rt_hw_lcd_draw_hline(&pixel, x1, x2, y); +} +FINSH_FUNCTION_EXPORT(hline, draw a hline); + +void vline(int x, int y1, int y2, rt_uint32_t pixel) +{ + rt_hw_lcd_draw_vline(&pixel, x, y1, y2); +} +FINSH_FUNCTION_EXPORT(vline, draw a vline); + +void cls() +{ + ili9320_Clear(0xF800); +} +FINSH_FUNCTION_EXPORT(cls, clear screen); +#endif diff --git a/bsp/stm32_radio/project.Opt b/bsp/stm32_radio/project.Opt index 70bc14f157..be240c34a0 100644 --- a/bsp/stm32_radio/project.Opt +++ b/bsp/stm32_radio/project.Opt @@ -25,9 +25,9 @@ GRPOPT 10,(RTGUI),0,0,0 OPTFFF 1,1,5,0,0,0,0,0,<.\rtconfig.h> OPTFFF 1,2,5,0,0,0,0,0,<.\board.h> OPTFFF 1,3,5,0,0,0,0,0,<.\stm32f10x_conf.h> -OPTFFF 1,4,1,0,0,0,0,0,<.\application.c> +OPTFFF 1,4,1,251658240,0,0,0,0,<.\application.c> OPTFFF 1,5,1,0,0,0,0,0,<.\board.c> -OPTFFF 1,6,1,0,0,0,0,0,<.\startup.c> +OPTFFF 1,6,1,268435458,0,1,25,0,<.\startup.c> { 44,0,0,0,2,0,0,0,3,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,22,0,0,0,29,0,0,0,12,4,0,0,124,1,0,0 } OPTFFF 1,7,1,0,0,0,0,0,<.\stm32f10x_it.c> OPTFFF 1,8,1,0,0,0,0,0,<.\usart.c> OPTFFF 1,9,1,402653184,0,0,0,0,<.\sdcard.c> @@ -37,185 +37,185 @@ OPTFFF 1,12,1,889192448,0,0,0,0,<.\fsmc_nand.c> OPTFFF 1,13,1,0,0,0,0,0,<.\fsmc_sram.c> OPTFFF 1,14,1,0,0,0,0,0,<.\fmt0371\fmt0371.c> OPTFFF 1,15,1,0,0,0,0,0,<.\http.c> -OPTFFF 1,16,1,0,0,0,0,0,<.\lcd.c> -OPTFFF 1,17,1,16777216,0,401,410,0,<.\mp3.c> { 44,0,0,0,0,0,0,0,1,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,22,0,0,0,29,0,0,0,164,2,0,0,145,1,0,0 } +OPTFFF 1,16,1,402653184,0,0,0,0,<.\lcd.c> +OPTFFF 1,17,1,16777216,0,0,0,0,<.\mp3.c> OPTFFF 1,18,1,369098752,0,0,0,0,<.\wav.c> OPTFFF 1,19,1,0,0,0,0,0,<.\netbuffer.c> OPTFFF 1,20,1,0,0,0,0,0,<.\key.c> -OPTFFF 1,21,1,553648128,0,0,0,0,<.\info.c> +OPTFFF 1,21,1,0,0,0,0,0,<.\info.c> OPTFFF 1,22,1,0,0,0,0,0,<.\filelist.c> OPTFFF 1,23,1,0,0,0,0,0,<.\device_info.c> OPTFFF 1,24,1,0,0,0,0,0,<.\listview.c> OPTFFF 1,25,1,0,0,0,0,0,<.\wm8753.c> -OPTFFF 1,26,1,3,0,481,487,0,<.\player_ui.c> { 44,0,0,0,2,0,0,0,3,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,0,0,0,0,0,0,0,0,186,2,0,0,218,0,0,0 } -OPTFFF 1,27,1,268435456,0,1,1,0,<.\player_bg.c> { 44,0,0,0,0,0,0,0,1,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,66,0,0,0,87,0,0,0,252,2,0,0,49,1,0,0 } +OPTFFF 1,26,1,0,0,0,0,0,<.\player_ui.c> +OPTFFF 1,27,1,0,0,0,0,0,<.\player_bg.c> OPTFFF 1,28,1,0,0,0,0,0,<.\wm8978.c> OPTFFF 1,29,1,469762048,0,0,0,0,<.\play_list.c> -OPTFFF 2,30,1,0,0,0,0,0,<..\..\src\clock.c> -OPTFFF 2,31,1,0,0,0,0,0,<..\..\src\idle.c> -OPTFFF 2,32,1,0,0,0,0,0,<..\..\src\ipc.c> -OPTFFF 2,33,1,0,0,0,0,0,<..\..\src\mempool.c> -OPTFFF 2,34,1,0,0,0,0,0,<..\..\src\mem.c> -OPTFFF 2,35,1,0,0,0,0,0,<..\..\src\object.c> -OPTFFF 2,36,1,0,0,0,0,0,<..\..\src\scheduler.c> -OPTFFF 2,37,1,285212672,0,0,0,0,<..\..\src\thread.c> -OPTFFF 2,38,1,0,0,0,0,0,<..\..\src\timer.c> -OPTFFF 2,39,1,0,0,0,0,0,<..\..\src\irq.c> -OPTFFF 2,40,1,0,0,0,0,0,<..\..\src\kservice.c> -OPTFFF 2,41,1,0,0,0,0,0,<..\..\src\device.c> -OPTFFF 2,42,1,0,0,0,0,0,<..\..\src\slab.c> -OPTFFF 3,43,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\stack.c> -OPTFFF 3,44,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\interrupt.c> -OPTFFF 3,45,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\cpu.c> -OPTFFF 3,46,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\serial.c> -OPTFFF 3,47,2,0,0,0,0,0,<..\..\libcpu\arm\stm32\context_rvds.S> -OPTFFF 3,48,2,0,0,13,19,0,<..\..\libcpu\arm\stm32\start_rvds.s> { 44,0,0,0,0,0,0,0,1,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,88,0,0,0,116,0,0,0,1,3,0,0,232,1,0,0 } -OPTFFF 3,49,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\fault.c> -OPTFFF 3,50,2,0,0,0,0,0,<..\..\libcpu\arm\stm32\fault_rvds.S> -OPTFFF 4,51,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\misc.c> -OPTFFF 4,52,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_adc.c> -OPTFFF 4,53,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_bkp.c> -OPTFFF 4,54,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_can.c> -OPTFFF 4,55,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_crc.c> -OPTFFF 4,56,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dac.c> -OPTFFF 4,57,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dbgmcu.c> -OPTFFF 4,58,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dma.c> -OPTFFF 4,59,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_exti.c> -OPTFFF 4,60,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_flash.c> -OPTFFF 4,61,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_fsmc.c> -OPTFFF 4,62,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_gpio.c> -OPTFFF 4,63,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_i2c.c> -OPTFFF 4,64,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_iwdg.c> -OPTFFF 4,65,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c> -OPTFFF 4,66,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_rcc.c> -OPTFFF 4,67,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_rtc.c> -OPTFFF 4,68,1,16777216,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_sdio.c> -OPTFFF 4,69,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_spi.c> -OPTFFF 4,70,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_tim.c> -OPTFFF 4,71,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_usart.c> -OPTFFF 4,72,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_wwdg.c> -OPTFFF 5,73,1,0,0,0,0,0,<.\Libraries\CMSIS\Core\CM3\core_cm3.c> -OPTFFF 5,74,1,0,0,0,0,0,<.\Libraries\CMSIS\Core\CM3\system_stm32f10x.c> -OPTFFF 6,75,1,0,0,0,0,0,<..\..\finsh\finsh_compiler.c> -OPTFFF 6,76,1,0,0,0,0,0,<..\..\finsh\finsh_error.c> -OPTFFF 6,77,1,0,0,0,0,0,<..\..\finsh\finsh_heap.c> -OPTFFF 6,78,1,0,0,0,0,0,<..\..\finsh\finsh_init.c> -OPTFFF 6,79,1,0,0,0,0,0,<..\..\finsh\finsh_node.c> -OPTFFF 6,80,1,0,0,0,0,0,<..\..\finsh\finsh_ops.c> -OPTFFF 6,81,1,0,0,0,0,0,<..\..\finsh\finsh_parser.c> -OPTFFF 6,82,1,0,0,0,0,0,<..\..\finsh\finsh_token.c> -OPTFFF 6,83,1,0,0,0,0,0,<..\..\finsh\finsh_var.c> -OPTFFF 6,84,1,0,0,0,0,0,<..\..\finsh\finsh_vm.c> -OPTFFF 6,85,1,0,0,0,0,0,<..\..\finsh\shell.c> -OPTFFF 6,86,1,0,0,0,0,0,<..\..\finsh\symbol.c> -OPTFFF 6,87,1,285212672,0,0,0,0,<..\..\finsh\cmd.c> -OPTFFF 7,88,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_init.c> -OPTFFF 7,89,1,503316480,0,0,0,0,<..\..\filesystem\dfs\src\dfs_fs.c> -OPTFFF 7,90,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_raw.c> -OPTFFF 7,91,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_util.c> -OPTFFF 7,92,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_posix.c> -OPTFFF 7,93,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\dir.c> -OPTFFF 7,94,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\fat.c> -OPTFFF 7,95,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\file.c> -OPTFFF 7,96,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\fs.c> -OPTFFF 7,97,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\ls.c> -OPTFFF 7,98,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\time.c> -OPTFFF 7,99,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\ui.c> -OPTFFF 7,100,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\plibc.c> -OPTFFF 7,101,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\efs.c> -OPTFFF 7,102,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\extract.c> -OPTFFF 7,103,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\partition.c> -OPTFFF 7,104,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_cache.c> -OPTFFF 8,105,1,0,0,0,0,0,<..\..\net\lwip\src\core\dhcp.c> -OPTFFF 8,106,1,0,0,0,0,0,<..\..\net\lwip\src\core\dns.c> -OPTFFF 8,107,1,0,0,0,0,0,<..\..\net\lwip\src\core\init.c> -OPTFFF 8,108,1,0,0,0,0,0,<..\..\net\lwip\src\core\netif.c> -OPTFFF 8,109,1,0,0,0,0,0,<..\..\net\lwip\src\core\pbuf.c> -OPTFFF 8,110,1,0,0,0,0,0,<..\..\net\lwip\src\core\raw.c> -OPTFFF 8,111,1,0,0,0,0,0,<..\..\net\lwip\src\core\stats.c> -OPTFFF 8,112,1,0,0,0,0,0,<..\..\net\lwip\src\core\sys.c> -OPTFFF 8,113,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp.c> -OPTFFF 8,114,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp_in.c> -OPTFFF 8,115,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp_out.c> -OPTFFF 8,116,1,0,0,0,0,0,<..\..\net\lwip\src\core\udp.c> -OPTFFF 8,117,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\autoip.c> -OPTFFF 8,118,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\icmp.c> -OPTFFF 8,119,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\igmp.c> -OPTFFF 8,120,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\inet.c> -OPTFFF 8,121,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\inet_chksum.c> -OPTFFF 8,122,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip.c> -OPTFFF 8,123,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip_addr.c> -OPTFFF 8,124,1,285212672,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip_frag.c> -OPTFFF 8,125,1,0,0,0,0,0,<..\..\net\lwip\src\core\snmp\msg_in.c> -OPTFFF 8,126,1,0,0,0,0,0,<..\..\net\lwip\src\core\snmp\msg_out.c> -OPTFFF 8,127,1,0,0,0,0,0,<..\..\net\lwip\src\api\api_lib.c> -OPTFFF 8,128,1,50331648,0,0,0,0,<..\..\net\lwip\src\api\api_msg.c> -OPTFFF 8,129,1,0,0,0,0,0,<..\..\net\lwip\src\api\err.c> -OPTFFF 8,130,1,0,0,0,0,0,<..\..\net\lwip\src\api\netbuf.c> -OPTFFF 8,131,1,0,0,0,0,0,<..\..\net\lwip\src\api\netdb.c> -OPTFFF 8,132,1,0,0,0,0,0,<..\..\net\lwip\src\api\netifapi.c> -OPTFFF 8,133,1,0,0,0,0,0,<..\..\net\lwip\src\api\tcpip.c> -OPTFFF 8,134,1,0,0,0,0,0,<..\..\net\lwip\src\netif\etharp.c> -OPTFFF 8,135,1,150994944,0,0,0,0,<..\..\net\lwip\src\netif\ethernetif.c> -OPTFFF 8,136,1,0,0,0,0,0,<..\..\net\lwip\src\netif\loopif.c> -OPTFFF 8,137,1,285212672,0,0,0,0,<..\..\net\lwip\src\arch\sys_arch_init.c> -OPTFFF 8,138,1,0,0,0,0,0,<..\..\net\lwip\src\arch\sys_arch.c> -OPTFFF 8,139,1,0,0,0,0,0,<..\..\net\lwip\src\api\sockets.c> -OPTFFF 8,140,1,0,0,0,0,0,<..\..\net\lwip\src\core\memp_tiny.c> -OPTFFF 9,141,1,402653184,0,0,0,0,<.\mp3\mp3dec.c> -OPTFFF 9,142,1,0,0,0,0,0,<.\mp3\mp3tabs.c> -OPTFFF 9,143,1,0,0,0,0,0,<.\mp3\real\bitstream.c> -OPTFFF 9,144,1,83886080,0,0,0,0,<.\mp3\real\buffers.c> -OPTFFF 9,145,1,0,0,0,0,0,<.\mp3\real\dct32.c> -OPTFFF 9,146,1,0,0,0,0,0,<.\mp3\real\dequant.c> -OPTFFF 9,147,1,0,0,0,0,0,<.\mp3\real\dqchan.c> -OPTFFF 9,148,1,0,0,0,0,0,<.\mp3\real\huffman.c> -OPTFFF 9,149,1,0,0,0,0,0,<.\mp3\real\hufftabs.c> -OPTFFF 9,150,1,0,0,0,0,0,<.\mp3\real\imdct.c> -OPTFFF 9,151,1,0,0,0,0,0,<.\mp3\real\scalfact.c> -OPTFFF 9,152,1,0,0,0,0,0,<.\mp3\real\stproc.c> -OPTFFF 9,153,1,0,0,0,0,0,<.\mp3\real\subband.c> -OPTFFF 9,154,1,0,0,0,0,0,<.\mp3\real\trigtabs.c> -OPTFFF 9,155,2,0,0,0,0,0,<.\mp3\real\arm\asmpoly_thumb2.s> -OPTFFF 9,156,2,0,0,0,0,0,<.\mp3\real\arm\asmmisc.s> -OPTFFF 10,157,1,0,0,0,0,0,<..\..\rtgui\common\rtgui_object.c> -OPTFFF 10,158,1,0,0,0,0,0,<..\..\rtgui\common\rtgui_system.c> -OPTFFF 10,159,1,318767104,0,0,0,0,<..\..\rtgui\common\rtgui_theme.c> -OPTFFF 10,160,1,0,0,0,0,0,<..\..\rtgui\common\asc12font.c> -OPTFFF 10,161,1,402653184,0,0,0,0,<..\..\rtgui\common\asc16font.c> -OPTFFF 10,162,1,0,0,0,0,0,<..\..\rtgui\common\color.c> -OPTFFF 10,163,1,603979776,0,0,0,0,<..\..\rtgui\common\dc.c> -OPTFFF 10,164,1,0,0,0,0,0,<..\..\rtgui\common\dc_buffer.c> -OPTFFF 10,165,1,0,0,0,0,0,<..\..\rtgui\common\dc_hw.c> -OPTFFF 10,166,1,16777216,0,0,0,0,<..\..\rtgui\common\filerw.c> -OPTFFF 10,167,1,0,0,0,0,0,<..\..\rtgui\common\font.c> -OPTFFF 10,168,1,0,0,0,0,0,<..\..\rtgui\common\image.c> -OPTFFF 10,169,1,0,0,0,0,0,<..\..\rtgui\common\image_xpm.c> -OPTFFF 10,170,1,0,0,0,0,0,<..\..\rtgui\common\image_hdc.c> -OPTFFF 10,171,1,0,0,0,0,0,<..\..\rtgui\common\region.c> -OPTFFF 10,172,1,100663296,0,0,0,0,<..\..\rtgui\server\server.c> -OPTFFF 10,173,1,0,0,0,0,0,<..\..\rtgui\server\driver.c> -OPTFFF 10,174,1,335544320,0,0,0,0,<..\..\rtgui\server\panel.c> -OPTFFF 10,175,1,0,0,0,0,0,<..\..\rtgui\widgets\widget.c> -OPTFFF 10,176,1,16777216,0,0,0,0,<..\..\rtgui\widgets\window.c> -OPTFFF 10,177,1,0,0,0,0,0,<..\..\rtgui\widgets\workbench.c> -OPTFFF 10,178,1,0,0,0,0,0,<..\..\rtgui\widgets\view.c> -OPTFFF 10,179,1,0,0,0,0,0,<..\..\rtgui\widgets\box.c> -OPTFFF 10,180,1,0,0,0,0,0,<..\..\rtgui\widgets\button.c> -OPTFFF 10,181,1,0,0,0,0,0,<..\..\rtgui\widgets\container.c> -OPTFFF 10,182,1,0,0,0,0,0,<..\..\rtgui\widgets\iconbox.c> -OPTFFF 10,183,1,0,0,0,0,0,<..\..\rtgui\widgets\label.c> -OPTFFF 10,184,1,0,0,0,0,0,<..\..\rtgui\widgets\textbox.c> -OPTFFF 10,185,1,0,0,0,0,0,<..\..\rtgui\widgets\title.c> -OPTFFF 10,186,1,67108864,0,0,0,0,<..\..\rtgui\widgets\toplevel.c> -OPTFFF 10,187,1,0,0,0,0,0,<..\..\rtgui\server\mouse.c> -OPTFFF 10,188,1,0,0,0,0,0,<..\..\rtgui\server\topwin.c> -OPTFFF 10,189,1,0,0,0,0,0,<..\..\rtgui\common\caret.c> -OPTFFF 10,190,1,0,0,0,0,0,<..\..\rtgui\common\font_hz_file.c> -OPTFFF 10,191,1,0,0,0,0,0,<..\..\rtgui\common\hz16font.c> -OPTFFF 10,192,1,0,0,0,0,0,<..\..\rtgui\common\hz12font.c> +OPTFFF 1,30,1,0,0,0,0,0,<.\ili9325\ili9320.c> +OPTFFF 2,31,1,0,0,0,0,0,<..\..\src\clock.c> +OPTFFF 2,32,1,0,0,0,0,0,<..\..\src\idle.c> +OPTFFF 2,33,1,0,0,0,0,0,<..\..\src\ipc.c> +OPTFFF 2,34,1,0,0,0,0,0,<..\..\src\mempool.c> +OPTFFF 2,35,1,0,0,0,0,0,<..\..\src\mem.c> +OPTFFF 2,36,1,0,0,0,0,0,<..\..\src\object.c> +OPTFFF 2,37,1,0,0,0,0,0,<..\..\src\scheduler.c> +OPTFFF 2,38,1,0,0,0,0,0,<..\..\src\thread.c> +OPTFFF 2,39,1,0,0,0,0,0,<..\..\src\timer.c> +OPTFFF 2,40,1,0,0,0,0,0,<..\..\src\irq.c> +OPTFFF 2,41,1,0,0,0,0,0,<..\..\src\kservice.c> +OPTFFF 2,42,1,0,0,0,0,0,<..\..\src\device.c> +OPTFFF 2,43,1,0,0,0,0,0,<..\..\src\slab.c> +OPTFFF 3,44,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\stack.c> +OPTFFF 3,45,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\interrupt.c> +OPTFFF 3,46,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\cpu.c> +OPTFFF 3,47,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\serial.c> +OPTFFF 3,48,2,0,0,0,0,0,<..\..\libcpu\arm\stm32\context_rvds.S> +OPTFFF 3,49,2,385875968,0,0,0,0,<..\..\libcpu\arm\stm32\start_rvds.s> +OPTFFF 3,50,1,0,0,0,0,0,<..\..\libcpu\arm\stm32\fault.c> +OPTFFF 3,51,2,0,0,0,0,0,<..\..\libcpu\arm\stm32\fault_rvds.S> +OPTFFF 4,52,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\misc.c> +OPTFFF 4,53,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_adc.c> +OPTFFF 4,54,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_bkp.c> +OPTFFF 4,55,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_can.c> +OPTFFF 4,56,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_crc.c> +OPTFFF 4,57,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dac.c> +OPTFFF 4,58,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dbgmcu.c> +OPTFFF 4,59,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_dma.c> +OPTFFF 4,60,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_exti.c> +OPTFFF 4,61,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_flash.c> +OPTFFF 4,62,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_fsmc.c> +OPTFFF 4,63,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_gpio.c> +OPTFFF 4,64,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_i2c.c> +OPTFFF 4,65,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_iwdg.c> +OPTFFF 4,66,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_pwr.c> +OPTFFF 4,67,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_rcc.c> +OPTFFF 4,68,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_rtc.c> +OPTFFF 4,69,1,16777216,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_sdio.c> +OPTFFF 4,70,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_spi.c> +OPTFFF 4,71,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_tim.c> +OPTFFF 4,72,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_usart.c> +OPTFFF 4,73,1,0,0,0,0,0,<.\Libraries\STM32F10x_StdPeriph_Driver\src\stm32f10x_wwdg.c> +OPTFFF 5,74,1,0,0,0,0,0,<.\Libraries\CMSIS\Core\CM3\core_cm3.c> +OPTFFF 5,75,1,0,0,0,0,0,<.\Libraries\CMSIS\Core\CM3\system_stm32f10x.c> +OPTFFF 6,76,1,0,0,0,0,0,<..\..\finsh\finsh_compiler.c> +OPTFFF 6,77,1,0,0,0,0,0,<..\..\finsh\finsh_error.c> +OPTFFF 6,78,1,0,0,0,0,0,<..\..\finsh\finsh_heap.c> +OPTFFF 6,79,1,0,0,0,0,0,<..\..\finsh\finsh_init.c> +OPTFFF 6,80,1,0,0,0,0,0,<..\..\finsh\finsh_node.c> +OPTFFF 6,81,1,0,0,0,0,0,<..\..\finsh\finsh_ops.c> +OPTFFF 6,82,1,0,0,0,0,0,<..\..\finsh\finsh_parser.c> +OPTFFF 6,83,1,0,0,0,0,0,<..\..\finsh\finsh_token.c> +OPTFFF 6,84,1,0,0,0,0,0,<..\..\finsh\finsh_var.c> +OPTFFF 6,85,1,0,0,0,0,0,<..\..\finsh\finsh_vm.c> +OPTFFF 6,86,1,0,0,0,0,0,<..\..\finsh\shell.c> +OPTFFF 6,87,1,0,0,0,0,0,<..\..\finsh\symbol.c> +OPTFFF 6,88,1,285212672,0,0,0,0,<..\..\finsh\cmd.c> +OPTFFF 7,89,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_init.c> +OPTFFF 7,90,1,503316480,0,0,0,0,<..\..\filesystem\dfs\src\dfs_fs.c> +OPTFFF 7,91,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_raw.c> +OPTFFF 7,92,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_util.c> +OPTFFF 7,93,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_posix.c> +OPTFFF 7,94,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\dir.c> +OPTFFF 7,95,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\fat.c> +OPTFFF 7,96,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\file.c> +OPTFFF 7,97,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\fs.c> +OPTFFF 7,98,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\ls.c> +OPTFFF 7,99,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\time.c> +OPTFFF 7,100,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\fs\vfat\ui.c> +OPTFFF 7,101,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\plibc.c> +OPTFFF 7,102,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\efs.c> +OPTFFF 7,103,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\extract.c> +OPTFFF 7,104,1,0,0,0,0,0,<..\..\filesystem\dfs\filesystems\efsl\src\base\partition.c> +OPTFFF 7,105,1,0,0,0,0,0,<..\..\filesystem\dfs\src\dfs_cache.c> +OPTFFF 8,106,1,0,0,0,0,0,<..\..\net\lwip\src\core\dhcp.c> +OPTFFF 8,107,1,0,0,0,0,0,<..\..\net\lwip\src\core\dns.c> +OPTFFF 8,108,1,0,0,0,0,0,<..\..\net\lwip\src\core\init.c> +OPTFFF 8,109,1,0,0,0,0,0,<..\..\net\lwip\src\core\netif.c> +OPTFFF 8,110,1,0,0,0,0,0,<..\..\net\lwip\src\core\pbuf.c> +OPTFFF 8,111,1,0,0,0,0,0,<..\..\net\lwip\src\core\raw.c> +OPTFFF 8,112,1,0,0,0,0,0,<..\..\net\lwip\src\core\stats.c> +OPTFFF 8,113,1,0,0,0,0,0,<..\..\net\lwip\src\core\sys.c> +OPTFFF 8,114,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp.c> +OPTFFF 8,115,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp_in.c> +OPTFFF 8,116,1,0,0,0,0,0,<..\..\net\lwip\src\core\tcp_out.c> +OPTFFF 8,117,1,0,0,0,0,0,<..\..\net\lwip\src\core\udp.c> +OPTFFF 8,118,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\autoip.c> +OPTFFF 8,119,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\icmp.c> +OPTFFF 8,120,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\igmp.c> +OPTFFF 8,121,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\inet.c> +OPTFFF 8,122,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\inet_chksum.c> +OPTFFF 8,123,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip.c> +OPTFFF 8,124,1,0,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip_addr.c> +OPTFFF 8,125,1,285212672,0,0,0,0,<..\..\net\lwip\src\core\ipv4\ip_frag.c> +OPTFFF 8,126,1,0,0,0,0,0,<..\..\net\lwip\src\core\snmp\msg_in.c> +OPTFFF 8,127,1,0,0,0,0,0,<..\..\net\lwip\src\core\snmp\msg_out.c> +OPTFFF 8,128,1,0,0,0,0,0,<..\..\net\lwip\src\api\api_lib.c> +OPTFFF 8,129,1,50331648,0,0,0,0,<..\..\net\lwip\src\api\api_msg.c> +OPTFFF 8,130,1,0,0,0,0,0,<..\..\net\lwip\src\api\err.c> +OPTFFF 8,131,1,0,0,0,0,0,<..\..\net\lwip\src\api\netbuf.c> +OPTFFF 8,132,1,0,0,0,0,0,<..\..\net\lwip\src\api\netdb.c> +OPTFFF 8,133,1,0,0,0,0,0,<..\..\net\lwip\src\api\netifapi.c> +OPTFFF 8,134,1,0,0,0,0,0,<..\..\net\lwip\src\api\tcpip.c> +OPTFFF 8,135,1,0,0,0,0,0,<..\..\net\lwip\src\netif\etharp.c> +OPTFFF 8,136,1,150994944,0,0,0,0,<..\..\net\lwip\src\netif\ethernetif.c> +OPTFFF 8,137,1,0,0,0,0,0,<..\..\net\lwip\src\netif\loopif.c> +OPTFFF 8,138,1,285212672,0,0,0,0,<..\..\net\lwip\src\arch\sys_arch_init.c> +OPTFFF 8,139,1,0,0,0,0,0,<..\..\net\lwip\src\arch\sys_arch.c> +OPTFFF 8,140,1,0,0,0,0,0,<..\..\net\lwip\src\api\sockets.c> +OPTFFF 8,141,1,0,0,0,0,0,<..\..\net\lwip\src\core\memp_tiny.c> +OPTFFF 9,142,1,402653184,0,0,0,0,<.\mp3\mp3dec.c> +OPTFFF 9,143,1,0,0,0,0,0,<.\mp3\mp3tabs.c> +OPTFFF 9,144,1,0,0,0,0,0,<.\mp3\real\bitstream.c> +OPTFFF 9,145,1,83886080,0,0,0,0,<.\mp3\real\buffers.c> +OPTFFF 9,146,1,0,0,0,0,0,<.\mp3\real\dct32.c> +OPTFFF 9,147,1,0,0,0,0,0,<.\mp3\real\dequant.c> +OPTFFF 9,148,1,0,0,0,0,0,<.\mp3\real\dqchan.c> +OPTFFF 9,149,1,0,0,0,0,0,<.\mp3\real\huffman.c> +OPTFFF 9,150,1,0,0,0,0,0,<.\mp3\real\hufftabs.c> +OPTFFF 9,151,1,0,0,0,0,0,<.\mp3\real\imdct.c> +OPTFFF 9,152,1,0,0,0,0,0,<.\mp3\real\scalfact.c> +OPTFFF 9,153,1,0,0,0,0,0,<.\mp3\real\stproc.c> +OPTFFF 9,154,1,0,0,0,0,0,<.\mp3\real\subband.c> +OPTFFF 9,155,1,0,0,0,0,0,<.\mp3\real\trigtabs.c> +OPTFFF 9,156,2,0,0,0,0,0,<.\mp3\real\arm\asmpoly_thumb2.s> +OPTFFF 9,157,2,0,0,0,0,0,<.\mp3\real\arm\asmmisc.s> +OPTFFF 10,158,1,0,0,0,0,0,<..\..\rtgui\common\rtgui_object.c> +OPTFFF 10,159,1,0,0,0,0,0,<..\..\rtgui\common\rtgui_system.c> +OPTFFF 10,160,1,318767104,0,0,0,0,<..\..\rtgui\common\rtgui_theme.c> +OPTFFF 10,161,1,0,0,0,0,0,<..\..\rtgui\common\asc12font.c> +OPTFFF 10,162,1,402653184,0,0,0,0,<..\..\rtgui\common\asc16font.c> +OPTFFF 10,163,1,0,0,0,0,0,<..\..\rtgui\common\color.c> +OPTFFF 10,164,1,603979776,0,0,0,0,<..\..\rtgui\common\dc.c> +OPTFFF 10,165,1,0,0,0,0,0,<..\..\rtgui\common\dc_buffer.c> +OPTFFF 10,166,1,0,0,0,0,0,<..\..\rtgui\common\dc_hw.c> +OPTFFF 10,167,1,16777216,0,0,0,0,<..\..\rtgui\common\filerw.c> +OPTFFF 10,168,1,0,0,0,0,0,<..\..\rtgui\common\font.c> +OPTFFF 10,169,1,0,0,0,0,0,<..\..\rtgui\common\image.c> +OPTFFF 10,170,1,0,0,0,0,0,<..\..\rtgui\common\image_xpm.c> +OPTFFF 10,171,1,0,0,0,0,0,<..\..\rtgui\common\image_hdc.c> +OPTFFF 10,172,1,0,0,0,0,0,<..\..\rtgui\common\region.c> +OPTFFF 10,173,1,100663296,0,0,0,0,<..\..\rtgui\server\server.c> +OPTFFF 10,174,1,0,0,0,0,0,<..\..\rtgui\server\driver.c> +OPTFFF 10,175,1,335544320,0,0,0,0,<..\..\rtgui\server\panel.c> +OPTFFF 10,176,1,0,0,0,0,0,<..\..\rtgui\widgets\widget.c> +OPTFFF 10,177,1,16777216,0,0,0,0,<..\..\rtgui\widgets\window.c> +OPTFFF 10,178,1,0,0,0,0,0,<..\..\rtgui\widgets\workbench.c> +OPTFFF 10,179,1,0,0,0,0,0,<..\..\rtgui\widgets\view.c> +OPTFFF 10,180,1,0,0,0,0,0,<..\..\rtgui\widgets\box.c> +OPTFFF 10,181,1,0,0,0,0,0,<..\..\rtgui\widgets\button.c> +OPTFFF 10,182,1,0,0,0,0,0,<..\..\rtgui\widgets\container.c> +OPTFFF 10,183,1,0,0,0,0,0,<..\..\rtgui\widgets\iconbox.c> +OPTFFF 10,184,1,0,0,0,0,0,<..\..\rtgui\widgets\label.c> +OPTFFF 10,185,1,0,0,0,0,0,<..\..\rtgui\widgets\textbox.c> +OPTFFF 10,186,1,0,0,0,0,0,<..\..\rtgui\widgets\title.c> +OPTFFF 10,187,1,67108864,0,0,0,0,<..\..\rtgui\widgets\toplevel.c> +OPTFFF 10,188,1,0,0,0,0,0,<..\..\rtgui\server\mouse.c> +OPTFFF 10,189,1,0,0,0,0,0,<..\..\rtgui\server\topwin.c> +OPTFFF 10,190,1,0,0,0,0,0,<..\..\rtgui\common\caret.c> +OPTFFF 10,191,1,0,0,0,0,0,<..\..\rtgui\common\font_hz_file.c> +OPTFFF 10,192,1,0,0,0,0,0,<..\..\rtgui\common\hz16font.c> +OPTFFF 10,193,1,0,0,0,0,0,<..\..\rtgui\common\hz12font.c> -ExtF 13,29,0,{ 44,0,0,0,0,0,0,0,1,0,0,0,255,255,255,255,255,255,255,255,252,255,255,255,226,255,255,255,66,0,0,0,87,0,0,0,208,2,0,0,203,1,0,0 } TARGOPT 1, (RT-Thread STM32 Radio) ADSCLK=8000000 @@ -229,12 +229,13 @@ TARGOPT 1, (RT-Thread STM32 Radio) OPTAX 255 OPTDL (SARMCM3.DLL)()(DARMSTM.DLL)(-pSTM32F103ZE)(SARMCM3.DLL)()(TARMSTM.DLL)(-pSTM32F103ZE) OPTDBG 48118,7,()()()()()()()()()() (Segger\JL2CM3.dll)()()() + OPTKEY 0,(DLGDARM)((1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(100=-1,-1,-1,-1,0)(110=-1,-1,-1,-1,0)(111=-1,-1,-1,-1,0)(1011=-1,-1,-1,-1,0)(180=-1,-1,-1,-1,0)(120=-1,-1,-1,-1,0)(121=-1,-1,-1,-1,0)(122=-1,-1,-1,-1,0)(123=-1,-1,-1,-1,0)(124=-1,-1,-1,-1,0)(125=-1,-1,-1,-1,0)(126=-1,-1,-1,-1,0)(140=-1,-1,-1,-1,0)(240=-1,-1,-1,-1,0)(190=-1,-1,-1,-1,0)(200=-1,-1,-1,-1,0)(170=-1,-1,-1,-1,0)(130=-1,-1,-1,-1,0)(131=-1,-1,-1,-1,0)(132=-1,-1,-1,-1,0)(133=-1,-1,-1,-1,0)(160=-1,-1,-1,-1,0)(161=-1,-1,-1,-1,0)(162=-1,-1,-1,-1,0)(210=-1,-1,-1,-1,0)(211=-1,-1,-1,-1,0)(220=-1,-1,-1,-1,0)(221=-1,-1,-1,-1,0)(230=-1,-1,-1,-1,0)(234=-1,-1,-1,-1,0)(231=-1,-1,-1,-1,0)(232=-1,-1,-1,-1,0)(233=-1,-1,-1,-1,0)(150=-1,-1,-1,-1,0)(151=-1,-1,-1,-1,0)) OPTKEY 0,(DLGTARM)((1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(100=-1,-1,-1,-1,0)(110=-1,-1,-1,-1,0)(111=-1,-1,-1,-1,0)(1011=60,91,584,445,0)(180=-1,-1,-1,-1,0)(120=-1,-1,-1,-1,0)(121=-1,-1,-1,-1,0)(122=-1,-1,-1,-1,0)(123=-1,-1,-1,-1,0)(124=-1,-1,-1,-1,0)(125=-1,-1,-1,-1,0)(126=-1,-1,-1,-1,0)(140=-1,-1,-1,-1,0)(240=-1,-1,-1,-1,0)(190=-1,-1,-1,-1,0)(200=-1,-1,-1,-1,0)(170=-1,-1,-1,-1,0)(130=-1,-1,-1,-1,0)(131=-1,-1,-1,-1,0)(132=-1,-1,-1,-1,0)(133=-1,-1,-1,-1,0)(160=-1,-1,-1,-1,0)(161=-1,-1,-1,-1,0)(162=-1,-1,-1,-1,0)(210=-1,-1,-1,-1,0)(211=-1,-1,-1,-1,0)(220=-1,-1,-1,-1,0)(221=-1,-1,-1,-1,0)(230=-1,-1,-1,-1,0)(231=-1,-1,-1,-1,0)(232=-1,-1,-1,-1,0)(233=-1,-1,-1,-1,0)(150=-1,-1,-1,-1,0)(151=-1,-1,-1,-1,0)) - OPTKEY 0,(ARMDBGFLAGS)() + OPTKEY 0,(ARMDBGFLAGS)(-T0) OPTKEY 0,(DLGUARM)((105=150,189,819,540,0)(106=-1,-1,-1,-1,0)(107=-1,-1,-1,-1,0)) - OPTKEY 0,(JL2CM3)(-U20090110 -O718 -S8 -C0 -JU1 -JI127.0.0.1 -JP0 -N00("ARM CoreSight SW-DP") -D00(00000000) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO27 -FD20000000 -FC800 -FN1 -FF0STM32F10x_512 -FS08000000 -FL080000) - OPTBB 0,0,129,1,134329636,0,0,0,0,1,()() - OPTBB 1,0,3051,1,134335826,0,0,0,0,1,()() + OPTKEY 0,(JL2CM3)(-U11111117 -O718 -S10 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -N00("ARM CoreSight SW-DP") -D00(1BA01477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TRE0 -FO27 -FD20000000 -FC800 -FN1 -FF0STM32F10x_512 -FS08000000 -FL080000) + OPTBB 0,0,72,1,134329864,0,0,0,0,1,()() + OPTBB 1,0,151,1,134324618,0,0,0,0,1,()() OPTWA 0,1,(_mp) OPTWA 1,1,(tinfo,0x0A) OPTMM 1,8,(text) diff --git a/bsp/stm32_radio/project.Uv2 b/bsp/stm32_radio/project.Uv2 index 66d99e3b69..1e82b57f1b 100644 --- a/bsp/stm32_radio/project.Uv2 +++ b/bsp/stm32_radio/project.Uv2 @@ -43,6 +43,7 @@ File 1,1,<.\player_ui.c> File 1,1,<.\player_bg.c> File 1,1,<.\wm8978.c> File 1,1,<.\play_list.c> +File 1,1,<.\ili9325\ili9320.c> File 2,1,<..\..\src\clock.c> File 2,1,<..\..\src\idle.c> File 2,1,<..\..\src\ipc.c>