[HUST CSE] Initialize uint16_t variable in delay loop (#7241)

This commit is contained in:
qwerta 2023-04-15 00:23:30 +08:00 committed by GitHub
parent 0acf4a764a
commit 60b0f9d5f8
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions

View File

@ -186,7 +186,7 @@ FL_ErrorStatus FL_EXTI_Init(uint32_t extiLineX, FL_EXTI_InitTypeDef *EXTI_InitSt
/* 设置中断线触发边沿 */ /* 设置中断线触发边沿 */
setTrigEdgeFuncs[extiLineId / 16](GPIO, extiLineX, EXTI_InitStruct->triggerEdge); setTrigEdgeFuncs[extiLineId / 16](GPIO, extiLineX, EXTI_InitStruct->triggerEdge);
/* 延时需要大于3个32K的周期 */ /* 延时需要大于3个32K的周期 */
for(uint16_t i;i<1000;++i) for(uint16_t i=0; i<1000; ++i)
{ {
__NOP(); __NOP();
} }