libs/rt-thread
libs
/
rt-thread
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

!175 优化cortex-a 未定义异常时自动开启FPU的判断条件 

Merge pull request !175 from 井底的蛙/gitee_master
This commit is contained in:
bernard 2021-04-08 10:05:16 +08:00 committed by Gitee
parent c5a0df2254 e939ffe355
commit 3d3752e52b
1 changed files with 5 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
libcpu/arm/cortex-a/trap.c
View File

@ -47,30 +47,24 @@ void rt_hw_trap_undef(struct rt_hw_exp_stack *regs)
{ {
#ifdef RT_USING_FPU #ifdef RT_USING_FPU
{ {
uint32_t ins; uint32_t val;
uint32_t addr; uint32_t addr;
if (regs->cpsr & (1 << 5)) if (regs->cpsr & (1 << 5))
{ {
/* thumb mode */ /* thumb mode */
addr = regs->pc - 2; addr = regs->pc - 2;
ins = (uint32_t)*(uint16_t*)addr;
if ((ins & (3 << 11)) != 0)
{
/* 32 bit ins */
ins <<= 16;
ins += *(uint16_t*)(addr + 2);
}
} }
else else
{ {
addr = regs->pc - 4; addr = regs->pc - 4;
ins = *(uint32_t*)addr;
} }
if ((ins & 0xe00) == 0xa00) asm volatile ("vmrs %0, fpexc" : "=r"(val)::"memory");
if (!(val & 0x40000000))
{ {
/* float ins */ /* float ins */
uint32_t val = (1U << 30); val = (1U << 30);
asm volatile ("vmsr fpexc, %0"::"r"(val):"memory"); asm volatile ("vmsr fpexc, %0"::"r"(val):"memory");
regs->pc = addr; regs->pc = addr;