399 lines
12 KiB
C
399 lines
12 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
|
||
|
|
* THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
|
||
|
|
* BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
|
||
|
|
* Freescale Semiconductor, Inc.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*!
|
||
|
|
* @file hardware.h
|
||
|
|
* @brief header file with chip defines to be included by all the tests/utils
|
||
|
|
*
|
||
|
|
* @ingroup diag_init
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef HARDWARE_H_
|
||
|
|
#define HARDWARE_H_
|
||
|
|
#include "soc_memory_map.h"
|
||
|
|
#include "functions.h"
|
||
|
|
#include "io.h"
|
||
|
|
#include "iomux_define.h"
|
||
|
|
#include "iomux_register.h"
|
||
|
|
|
||
|
|
#include "iomux_config.h"
|
||
|
|
#include "gpio_define.h"
|
||
|
|
#include "ccm_pll_reg_define.h"
|
||
|
|
#include "imx_i2c.h"
|
||
|
|
#include "imx_spi.h"
|
||
|
|
#include "imx_sata.h"
|
||
|
|
#include "pmic.h"
|
||
|
|
#include "regsgpmi.h"
|
||
|
|
#include "regsapbh.h"
|
||
|
|
|
||
|
|
#define ESDCTL_ESDSCR_OFFSET 0x1C
|
||
|
|
// PLL definitions
|
||
|
|
#define HW_ANADIG_USB1_PLL_480_CTRL_RW (ANATOP_IPS_BASE_ADDR+0x10)
|
||
|
|
#define HW_ANADIG_PLL_528_RW (ANATOP_IPS_BASE_ADDR+0x30)
|
||
|
|
#define HW_ANADIG_PLL_528_NUM (ANATOP_IPS_BASE_ADDR+0x50)
|
||
|
|
#define HW_ANADIG_PLL_528_DENOM (ANATOP_IPS_BASE_ADDR+0x60)
|
||
|
|
#define HW_ANADIG_PFD_528_RW (ANATOP_IPS_BASE_ADDR+0x100)
|
||
|
|
#define HW_ANADIG_PLL_SYS_RW (ANATOP_IPS_BASE_ADDR+0x000)
|
||
|
|
|
||
|
|
#define HW_ANADIG_REG_CORE (ANATOP_IPS_BASE_ADDR + 0x140)
|
||
|
|
#define HW_ANADIG_REG_CORE_V_CORE_VALUE_mv(x) ((((x)-700)/25) << 0)
|
||
|
|
#define HW_ANADIG_REG_CORE_V_SOC_VALUE_mv(x) ((((x)-700)/25) << 18)
|
||
|
|
#define HW_ANADIG_REG_CORE_V_CORE_MSK 0x1F
|
||
|
|
#define HW_ANADIG_REG_CORE_V_SOC_MSK (0x1F << 18)
|
||
|
|
|
||
|
|
// audio defines
|
||
|
|
#define WM8960_I2C_DEV_ADDR (0x34>>1)
|
||
|
|
#define WM8960_I2C_BASE_ADDR I2C2_BASE_ADDR
|
||
|
|
|
||
|
|
#define WM8958_I2C_DEV_ADDR (0x34>>1)
|
||
|
|
#define WM8958_I2C_BASE_ADDR I2C1_BASE_ADDR
|
||
|
|
|
||
|
|
#define WM8962_I2C_DEV_ADDR (0x34>>1)
|
||
|
|
#define WM8962_I2C_BASE_ADDR I2C4_BASE_ADDR
|
||
|
|
|
||
|
|
#define SGTL5000_I2C_BASE I2C1_BASE_ADDR // audio codec on i2c1
|
||
|
|
#define SGTL5000_I2C_ID 0x0A
|
||
|
|
|
||
|
|
// SGTL5000 specific register values
|
||
|
|
#define CHIP_REF_CTRL_REG_VALUE 0x01FF // VDDA/2
|
||
|
|
#define CHIP_LINE_OUT_CTRL_REG_VALUE 0x0322 // VDDIO/2
|
||
|
|
#define CHIP_LINE_OUT_VOL_REG_VALUE 0x0F0F // based on VDDA and VDDIO values
|
||
|
|
#define CHIP_CLK_TOP_CTRL_REG_VALUE 0 // pass through, Input OSC 13.5MHz, default configuration for sample rate, 48KHz
|
||
|
|
#define CHIP_PLL_CTRL_REG_VALUE ((14 << 11) | (1154))
|
||
|
|
#define CHIP_CLK_CTRL_REG_VALUE ((0x2 << 2) | (0x3))
|
||
|
|
#define CHIP_CLK_CTRL_REG_MCLK_FREQ_VALUE 0x3 /*12MHz =256*Fs */
|
||
|
|
#define CHIP_PLL_CTRL_REG_VALUE2 ((16 << 11) | (786)) // for CodecInit2
|
||
|
|
|
||
|
|
#define SI476x_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
#define SI476x_I2C_ID (0xC6 >> 1)
|
||
|
|
|
||
|
|
#define OS81050_I2C_BASE I2C3_BASE_ADDR
|
||
|
|
#define OS81050_I2C_ID (0x40 >> 1)
|
||
|
|
|
||
|
|
#define ADV7180_I2C_BASE I2C3_BASE_ADDR
|
||
|
|
#define ADV7180_I2C_ID (0x42 >> 1)
|
||
|
|
|
||
|
|
#if defined(SABRE_LITE)
|
||
|
|
#define P1003_TSC_I2C_BASE I2C3_BASE_ADDR
|
||
|
|
#else //default SABRE_AI
|
||
|
|
#define P1003_TSC_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
#endif
|
||
|
|
#define P1003_TSC_I2C_ID 4
|
||
|
|
|
||
|
|
// MAX7310 I2C settings
|
||
|
|
/* For the SABRE AI board which has 3 MAX7310 */
|
||
|
|
#ifdef SABRE_AI
|
||
|
|
#define MAX7310_NBR 3
|
||
|
|
#define MAX7310_I2C_BASE_ID0 I2C3_BASE_ADDR
|
||
|
|
#define MAX7310_I2C_ID0 0x30
|
||
|
|
#define MAX7310_ID0_DEF_DIR 0x00 // init direction for the I/O
|
||
|
|
#define MAX7310_ID0_DEF_VAL 0xFF // init value for the output
|
||
|
|
/* Number 1 controls: CTRL_0, CTRL_1, CTRL_2, CTRL_3, CTRL_4, PORT3_P116,
|
||
|
|
PORT2_P81, PORT3_P101
|
||
|
|
*/
|
||
|
|
#define MAX7310_I2C_BASE_ID1 I2C3_BASE_ADDR
|
||
|
|
#define MAX7310_I2C_ID1 0x32
|
||
|
|
#define MAX7310_ID1_DEF_DIR 0x00 // init direction for the I/O
|
||
|
|
/*Set the max7310_id1 's default value for ctrl_x */
|
||
|
|
#define MAX7310_ID1_DEF_VAL 0xE7 // init value for the output
|
||
|
|
|
||
|
|
#define MAX7310_I2C_BASE_ID2 I2C3_BASE_ADDR
|
||
|
|
#define MAX7310_I2C_ID2 0x34
|
||
|
|
#define MAX7310_ID2_DEF_DIR 0x00 // init direction for the I/O
|
||
|
|
/*Set the max7310_id1 's default value for ctrl_x */
|
||
|
|
#define MAX7310_ID2_DEF_VAL 0x57 // init value for the output
|
||
|
|
/* For the EVB board which has 2 MAX7310 */
|
||
|
|
#endif
|
||
|
|
#ifdef EVB
|
||
|
|
#define MAX7310_NBR 2
|
||
|
|
/* Number 1 controls: BACKLIGHT_ON, PORT3_P114, CPU_PER_RST_B, PORT3_P110,
|
||
|
|
PORT3_P105, PORT3_P112, PORT3_P107, PORT3_P109.
|
||
|
|
*/
|
||
|
|
#define MAX7310_I2C_BASE_ID0 I2C3_BASE_ADDR
|
||
|
|
#define MAX7310_I2C_ID0 (0x36 >> 1)
|
||
|
|
#define MAX7310_ID0_DEF_DIR 0x00 // init direction for the I/O
|
||
|
|
#define MAX7310_ID0_DEF_VAL 0xFF // init value for the output
|
||
|
|
/* Number 1 controls: CTRL_0, CTRL_1, CTRL_2, CTRL_3, CTRL_4, PORT3_P116,
|
||
|
|
PORT2_P81, PORT3_P101
|
||
|
|
*/
|
||
|
|
#define MAX7310_I2C_BASE_ID1 I2C3_BASE_ADDR
|
||
|
|
#define MAX7310_I2C_ID1 (0x3E >> 1)
|
||
|
|
#define MAX7310_ID1_DEF_DIR 0x00 // init direction for the I/O
|
||
|
|
/*Set the max7310_id1 's default value for ctrl_x */
|
||
|
|
#define MAX7310_ID1_DEF_VAL 0x09 // init value for the output
|
||
|
|
#endif
|
||
|
|
/* use that defined for boards that doesn't have any MAX7310 */
|
||
|
|
#if defined(SMART_DEVICE) || defined(SABRE_LITE)
|
||
|
|
/* dummy value for build */
|
||
|
|
#define MAX7310_NBR 0
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* create an array of I2C requests for all used expanders on the board */
|
||
|
|
struct imx_i2c_request max7310_i2c_req_array[MAX7310_NBR];
|
||
|
|
|
||
|
|
#define MMA8450_I2C_ID 0x1C
|
||
|
|
#define MMA8451_I2C_ID 0x1C
|
||
|
|
#define MAG3112_I2C_ID 0x1D
|
||
|
|
#define MAG3110_I2C_ID 0x0E
|
||
|
|
#define ISL29023_I2C_ID 0x44
|
||
|
|
#define FXLS8471Q_I2C_ID 0x1E
|
||
|
|
|
||
|
|
#define MAX11801_I2C_BASE I2C3_BASE_ADDR
|
||
|
|
#define MAX11801_I2C_ID (0x90 >> 1)
|
||
|
|
|
||
|
|
#ifdef SABRE_AI
|
||
|
|
#define CS42888_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
#endif
|
||
|
|
#ifdef EVB
|
||
|
|
#define CS42888_I2C_BASE I2C1_BASE_ADDR
|
||
|
|
#endif
|
||
|
|
/* use that defined for boards that doesn't have any CS42888 */
|
||
|
|
#if defined(SMART_DEVICE) || defined(SABRE_LITE)
|
||
|
|
#define CS42888_I2C_BASE DUMMY_VALUE_NOT_USED
|
||
|
|
#endif
|
||
|
|
#define CS42888_I2C_ID (0x90 >> 1)
|
||
|
|
|
||
|
|
#define AT24Cx_I2C_BASE I2C3_BASE_ADDR
|
||
|
|
#define AT24Cx_I2C_ID 0x50
|
||
|
|
|
||
|
|
// USB test defines
|
||
|
|
#define USBH1_BASE_ADDR (USBOH2_USB_BASE_ADDR + 0x200)
|
||
|
|
#define USBH2_BASE_ADDR (USBOH2_USB_BASE_ADDR + 0x400)
|
||
|
|
#define USBH3_BASE_ADDR (USBOH2_USB_BASE_ADDR + 0x600)
|
||
|
|
#define USB_OTG_MIRROR_REG (USBOH2_USB_BASE_ADDR+0x804)
|
||
|
|
#define USB_CLKONOFF_CTRL (USBOH2_USB_BASE_ADDR+0x824)
|
||
|
|
#define USBH2_VIEWPORT (USBH2_BASE_ADDR + 0x170)
|
||
|
|
#define USB_CTRL_1 (USBOH2_USB_BASE_ADDR + 0x810)
|
||
|
|
#define UH2_PORTSC1 (USBH2_BASE_ADDR + 0x184)
|
||
|
|
|
||
|
|
#define IIM_BASE_ADDR 0x0
|
||
|
|
#define M4IF_REGISTERS_BASE_ADDR 0x0
|
||
|
|
#define ESDHC1_BASE_ADDR 0x0
|
||
|
|
#define ESDHC2_BASE_ADDR 0x1
|
||
|
|
#define ESDHC3_BASE_ADDR 0x2
|
||
|
|
#define DPLLIP1_BASE_ADDR 0x0
|
||
|
|
#define DPLLIP2_BASE_ADDR 0x1
|
||
|
|
#define DPLLIP3_BASE_ADDR 0x2
|
||
|
|
#define DPLLIP4_BASE_ADDR 0x3
|
||
|
|
|
||
|
|
#define USDHC_ADMA_BUFFER 0x00910000
|
||
|
|
|
||
|
|
/*qh and td pointers defintion*/
|
||
|
|
#define QH_BUFFER 0x00908000 // internal RAM
|
||
|
|
#define TD_BUFFER 0x00908100 // internal RAM
|
||
|
|
|
||
|
|
// input CKIL clock
|
||
|
|
#define __CLK_TCK 32768
|
||
|
|
#define FREQ_24MHZ 24000000
|
||
|
|
#define CKIH 22579200
|
||
|
|
|
||
|
|
// I2C specific defines
|
||
|
|
// For LTC Board ID
|
||
|
|
#define BOARD_ID_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
|
||
|
|
// register defines for the SRTC function of the SNVS
|
||
|
|
#define SRTC_LPSCMR (SNVS_BASE_ADDR + 0x50)
|
||
|
|
#define SRTC_LPSCLR (SNVS_BASE_ADDR + 0x54)
|
||
|
|
#define SRTC_LPCR (SNVS_BASE_ADDR + 0x38)
|
||
|
|
#define SRTC_HPCMR (SNVS_BASE_ADDR + 0x24)
|
||
|
|
#define SRTC_HPCLR (SNVS_BASE_ADDR + 0x28)
|
||
|
|
#define SRTC_HPCR (SNVS_BASE_ADDR + 0x08)
|
||
|
|
|
||
|
|
//provide macros for test enter and exit outputs
|
||
|
|
#define TEST_ENTER(name) printf ("Running test: %s\n", name)
|
||
|
|
|
||
|
|
#define TEST_EXIT(name) do {printf (" ..Test: %s\n", name); \
|
||
|
|
} while (0)
|
||
|
|
enum main_clocks {
|
||
|
|
CPU_CLK,
|
||
|
|
AHB_CLK,
|
||
|
|
IPG_CLK,
|
||
|
|
IPG_PER_CLK,
|
||
|
|
DDR_CLK,
|
||
|
|
NFC_CLK,
|
||
|
|
USB_CLK,
|
||
|
|
VPU_CLK,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum peri_clocks {
|
||
|
|
UART1_BAUD,
|
||
|
|
UART2_BAUD,
|
||
|
|
UART3_BAUD,
|
||
|
|
UART4_BAUD,
|
||
|
|
SSI1_BAUD,
|
||
|
|
SSI2_BAUD,
|
||
|
|
CSI_BAUD,
|
||
|
|
MSTICK1_CLK,
|
||
|
|
MSTICK2_CLK,
|
||
|
|
SPI1_CLK = ECSPI1_BASE_ADDR,
|
||
|
|
SPI2_CLK = ECSPI2_BASE_ADDR,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum plls {
|
||
|
|
PLL1,
|
||
|
|
PLL2,
|
||
|
|
PLL3,
|
||
|
|
PLL4,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum display_type {
|
||
|
|
DISP_DEV_NULL = 0,
|
||
|
|
DISP_DEV_TFTLCD,
|
||
|
|
DISP_DEV_LVDS,
|
||
|
|
DISP_DEV_VGA,
|
||
|
|
DISP_DEV_HDMI,
|
||
|
|
DISP_DEV_TV,
|
||
|
|
DISP_DEV_MIPI,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum lvds_panel_bit_mode {
|
||
|
|
LVDS_PANEL_18BITS_MODE = 0x0,
|
||
|
|
LVDS_PANEL_24BITS_MODE = 0x1,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum shift_reg_bit{
|
||
|
|
HDMI_nRST = 1,
|
||
|
|
ENET1_nRST = 2,
|
||
|
|
ENET2_nRST = 4,
|
||
|
|
CAN1_2_STBY = 8,
|
||
|
|
BT_nPWD = 16,
|
||
|
|
CSI_RST = 32,
|
||
|
|
CSI_PWDN = 64,
|
||
|
|
LCD_nPWREN = 128,
|
||
|
|
ALL_BITS = 0xFF,
|
||
|
|
};
|
||
|
|
|
||
|
|
void set_shift_reg(enum shift_reg_bit b, bool state);
|
||
|
|
void peri_pwr_en(bool enable);
|
||
|
|
void pf0100_enable_vgen5_3v3(void);
|
||
|
|
void pf0100_disable_vgen5_3v3(void);
|
||
|
|
void pf0100_enable_vgen2_1v5(void);
|
||
|
|
void pf0100_disable_vgen2_1v5(void);
|
||
|
|
void sd3_reset(void);
|
||
|
|
u32 pll_clock(enum plls pll);
|
||
|
|
u32 get_main_clock(enum main_clocks clk);
|
||
|
|
u32 get_peri_clock(enum peri_clocks clk);
|
||
|
|
void clock_setup(u32 core_clk, u32 ahb_div);
|
||
|
|
void io_cfg_i2c(u32 module_base);
|
||
|
|
void usdhc_iomux_config(u32 module_base);
|
||
|
|
bool usdhc_card_detected(unsigned int base_address);
|
||
|
|
bool usdhc_write_protected(unsigned int base_address);
|
||
|
|
void freq_populate(void);
|
||
|
|
void show_freq(void);
|
||
|
|
void show_ddr_config(void);
|
||
|
|
void board_init(void);
|
||
|
|
void reset_usb_hub(void);
|
||
|
|
void usb_clock_enable(void);
|
||
|
|
void usb_init_phy(void);
|
||
|
|
void imx_enet_setup(void);
|
||
|
|
void esai_iomux(void);
|
||
|
|
void gpmi_nand_pinmux_config(void);
|
||
|
|
void gpmi_nand_clk_setup(void);
|
||
|
|
void imx_enet_iomux(int id);
|
||
|
|
void imx_enet_power_on_reset(void);
|
||
|
|
void imx_enet_hw_init(int id);
|
||
|
|
void usb_iomux_config(void);
|
||
|
|
void usb_vbus_power_on(void);
|
||
|
|
void usb_vbus_power_off(void);
|
||
|
|
void imx_ar8031_reset(void);
|
||
|
|
void imx_KSZ9021RN_reset(void);
|
||
|
|
int read_mac(u8 * mac_data);
|
||
|
|
int program_mac(u8 * fuse_data);
|
||
|
|
void mlb_io_config(void);
|
||
|
|
int esai_codec_power_on(void);
|
||
|
|
void hdmi_pgm_iomux(void);
|
||
|
|
void hdmi_clock_set(unsigned int pclk);
|
||
|
|
void lvds_power_on(char *panel_name);
|
||
|
|
void sata_clock_disable(void);
|
||
|
|
void sata_power_off(void);
|
||
|
|
void weim_nor_flash_cs_setup(void);
|
||
|
|
void show_boot_switch_info(void);
|
||
|
|
void hdmi_power_on(void);
|
||
|
|
void camera_power_on(void);
|
||
|
|
void camera_power_off(void);
|
||
|
|
void camera_reset(void);
|
||
|
|
void camera_clock_setting(void);
|
||
|
|
void audio_codec_power_on(void);
|
||
|
|
|
||
|
|
extern void gpio_backlight_lvds_en(void);
|
||
|
|
extern void init_clock(u32 rate);
|
||
|
|
extern void hal_delay_us(unsigned int);
|
||
|
|
extern int max7310_init(unsigned int, unsigned int, unsigned int);
|
||
|
|
extern void max7310_set_gpio_output(unsigned int, unsigned int, unsigned int);
|
||
|
|
|
||
|
|
extern void AUDMUXRoute(int intPort, int extPort, int Master); // defined in ssi.c driver
|
||
|
|
|
||
|
|
extern int mx6ul_evk_show_headphone(void);
|
||
|
|
|
||
|
|
extern imx_spi_init_func_t spi_init_flash;
|
||
|
|
extern imx_spi_xfer_func_t spi_xfer_flash;
|
||
|
|
extern struct imx_spi_dev imx_spi_nor;
|
||
|
|
|
||
|
|
extern u32 usbh_EHCI_test_mode_base;
|
||
|
|
extern u32 usbh_dev_enum_test_base;
|
||
|
|
extern u32 usbo_dev_enum_test_base;
|
||
|
|
extern u32 usbh_hub251x_test_base;
|
||
|
|
extern int ipu_display_panel[];
|
||
|
|
extern u32 ddr_density, ddr_num_of_cs;
|
||
|
|
extern u32 mmcsd_bus_width, mmc_sd_base_address;
|
||
|
|
|
||
|
|
/* list of tests */
|
||
|
|
extern int spi_nor_test_enable;
|
||
|
|
extern int pmic_mc13892_test_enable;
|
||
|
|
extern int pf0100_i2c_device_id_test_enable;
|
||
|
|
extern int fec_test_enable;
|
||
|
|
extern int lan9220_test_enable;
|
||
|
|
extern int enet_test_enable;
|
||
|
|
extern int ksz8081rnb_test_enable;
|
||
|
|
extern int KSZ9021RN_test_enable;
|
||
|
|
extern int ds90ur124_test_enable;
|
||
|
|
extern int adv7180_test_enable;
|
||
|
|
extern int ard_mb_reset_test_enable;
|
||
|
|
extern int ard_mb_expander_reset_test_enable;
|
||
|
|
extern int si476x_test_enable;
|
||
|
|
extern int esai_test_enable;
|
||
|
|
extern int weim_nor_flash_test_enable;
|
||
|
|
extern int max7310_i2c_device_id_test_enable;
|
||
|
|
extern int nand_test_enable;
|
||
|
|
extern int usbh_EHCI_test_mode_test_enable;
|
||
|
|
extern int usbh_dev_enum_test_enable;
|
||
|
|
extern int usbo_dev_enum_test_enable;
|
||
|
|
extern int usbh_hub251x_test_enable;
|
||
|
|
extern int i2s_audio_test_enable;
|
||
|
|
extern int gps_test_enable;
|
||
|
|
extern int gpio_keyboard_test_enable;
|
||
|
|
extern int smbus_test_enable;
|
||
|
|
extern int touch_screen_test_enable;
|
||
|
|
extern int ipu_display_test_enable;
|
||
|
|
extern int ddr_test_enable;
|
||
|
|
extern int mlb_os81050_test_enable;
|
||
|
|
extern int i2c_id_check_test_enable;
|
||
|
|
extern int i2c_device_id_check_mag3112_test_enable;
|
||
|
|
extern int i2c_device_id_check_mag3110_test_enable;
|
||
|
|
extern int i2c_device_id_check_isl29023_test_enable;
|
||
|
|
extern int i2c_device_id_check_mma8451_test_enable;
|
||
|
|
extern int i2c_device_id_check_cs42888_test_enable;
|
||
|
|
extern int i2c_device_id_check_p1003_test_enable;
|
||
|
|
extern int mmcsd_test_enable;
|
||
|
|
extern int eeprom_test_enable;
|
||
|
|
extern int mipi_test_enable;
|
||
|
|
extern int touch_button_test_enable;
|
||
|
|
extern int android_buttons_test_enable;
|
||
|
|
extern int can_test_enable;
|
||
|
|
extern int camera_flashtest_enable;
|
||
|
|
extern int camera_test_enable;
|
||
|
|
extern int epd_test_enable;
|
||
|
|
extern int lcd_test_enable;
|
||
|
|
extern int lvds_test_enable;
|
||
|
|
|
||
|
|
#define PMIC_MC13892_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
#define PMIC_LTC3589_I2C_BASE I2C2_BASE_ADDR
|
||
|
|
#define PMIC_DA9053_I2C_BASE I2C1_BASE_ADDR
|
||
|
|
#define PMIC_PF0100_I2C_BASE I2C1_BASE_ADDR
|
||
|
|
|
||
|
|
#endif /*HARDWARE_H_ */
|