rt-thread/bsp/ls1cdev/drivers/hw_i2c.c

177 lines
4.4 KiB
C
Raw Normal View History

/*
* File :hw_i2c.c
* This file is part of RT-Thread RTOS
* COPYRIGHT (C) 2006 - 2017, RT-Thread Development Team
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*
* Change Logs:
* Date Author Notes
* 2018-01-04 Sundm75 the first version
*/
#include <rtthread.h>
#include <rtdevice.h>
#include "ls1c_i2c.h"
2018-03-17 19:04:23 +08:00
#include "../libraries/ls1c_pin.h"
#ifdef RT_USING_I2C
struct ls1c_i2c_bus
{
struct rt_i2c_bus_device parent;
rt_uint32_t u32Module;
};
rt_size_t rt_i2c_master_xfer(struct rt_i2c_bus_device *bus,
struct rt_i2c_msg *msgs,
rt_uint32_t num)
{
struct ls1c_i2c_bus * i2c_bus = (struct ls1c_i2c_bus *)bus;
ls1c_i2c_info_t i2c_info;
struct rt_i2c_msg *msg;
int i;
rt_int32_t ret = RT_EOK;
i2c_info.clock = 50000; // 50kb/s
i2c_info.I2Cx = i2c_bus->u32Module;
i2c_init(&i2c_info);
for (i = 0; i < num; i++)
{
msg = &msgs[i];
if (msg->flags == RT_I2C_RD)
{
i2c_send_start_and_addr(&i2c_info, msg->addr, LS1C_I2C_DIRECTION_READ);
i2c_receive_ack(&i2c_info);
i2c_receive_data(&i2c_info, (rt_uint8_t *)msg->buf, msg->len);
i2c_send_stop(&i2c_info);
}
else if(msg->flags == RT_I2C_WR)
{
i2c_send_start_and_addr(&i2c_info, msg->addr, LS1C_I2C_DIRECTION_WRITE);
i2c_receive_ack(&i2c_info);
i2c_send_data(&i2c_info, (rt_uint8_t *)msg->buf, msg->len);
i2c_send_stop(&i2c_info);
}
ret++;
}
return ret;
}
rt_err_t rt_i2c_bus_control(struct rt_i2c_bus_device *bus,
rt_uint32_t cmd,
rt_uint32_t arg)
{
struct ls1c_i2c_bus * i2c_bus = (struct ls1c_i2c_bus *)bus;
RT_ASSERT(bus != RT_NULL);
i2c_bus = (struct ls1c_i2c_bus *)bus->parent.user_data;
RT_ASSERT(i2c_bus != RT_NULL);
switch (cmd)
{
case RT_DEVICE_CTRL_CONFIG :
break;
}
return RT_EOK;
}
static const struct rt_i2c_bus_device_ops ls1c_i2c_ops =
{
rt_i2c_master_xfer,
RT_NULL,
rt_i2c_bus_control
};
#ifdef RT_USING_I2C0
static struct ls1c_i2c_bus ls1c_i2c_bus_0 =
{
{1},
LS1C_I2C_0,
};
#endif
#ifdef RT_USING_I2C1
static struct ls1c_i2c_bus ls1c_i2c_bus_1 =
{
{1},
LS1C_I2C_1,
};
#endif
#ifdef RT_USING_I2C2
static struct ls1c_i2c_bus ls1c_i2c_bus_2 =
{
{1},
LS1C_I2C_2,
};
#endif
2018-03-17 19:04:23 +08:00
int ls1c_hw_i2c_init(void)
{
struct ls1c_i2c_bus* ls1c_i2c;
2018-03-17 19:04:23 +08:00
#ifdef RT_USING_I2C0
/*
pin_set_purpose(2, PIN_PURPOSE_OTHER);
pin_set_purpose(3, PIN_PURPOSE_OTHER);
pin_set_remap(2, PIN_REMAP_SECOND);
pin_set_remap(3, PIN_REMAP_SECOND);
*/
#endif
#ifdef RT_USING_I2C1
pin_set_purpose(2, PIN_PURPOSE_OTHER);
pin_set_purpose(3, PIN_PURPOSE_OTHER);
pin_set_remap(2, PIN_REMAP_SECOND);
pin_set_remap(3, PIN_REMAP_SECOND);
#endif
#ifdef RT_USING_I2C2
pin_set_purpose(51, PIN_PURPOSE_OTHER);
pin_set_purpose(50, PIN_PURPOSE_OTHER);
pin_set_remap(51, PIN_REMAP_FOURTH);
pin_set_remap(50, PIN_REMAP_FOURTH);
#endif
#ifdef RT_USING_I2C0
ls1c_i2c = &ls1c_i2c_bus_0;
ls1c_i2c->parent.ops = &ls1c_i2c_ops;
rt_i2c_bus_device_register(&ls1c_i2c->parent, "i2c0");
rt_kprintf("i2c0_init!\n");
#endif
#ifdef RT_USING_I2C1
ls1c_i2c = &ls1c_i2c_bus_1;
ls1c_i2c->parent.ops = &ls1c_i2c_ops;
rt_i2c_bus_device_register(&ls1c_i2c->parent, "i2c1");
rt_kprintf("i2c1_init!\n");
#endif
#ifdef RT_USING_I2C2
ls1c_i2c = &ls1c_i2c_bus_2;
ls1c_i2c->parent.ops = &ls1c_i2c_ops;
rt_i2c_bus_device_register(&ls1c_i2c->parent, "i2c2");
rt_kprintf("i2c2_init!\n");
#endif
return RT_EOK;
}
2018-03-17 19:04:23 +08:00
INIT_BOARD_EXPORT(ls1c_hw_i2c_init);
#endif