2017-10-20 14:52:36 +08:00
|
|
|
/*
|
|
|
|
* File : board.c
|
|
|
|
* This file is part of RT-Thread RTOS
|
|
|
|
* COPYRIGHT (C) 2009 RT-Thread Develop Team
|
|
|
|
*
|
|
|
|
* The license and distribution terms for this file may be
|
|
|
|
* found in the file LICENSE in this distribution or at
|
|
|
|
* http://www.rt-thread.org/license/LICENSE
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2009-01-05 Bernard first implementation
|
|
|
|
* 2017-10-20 ZYH emmm...setup for HAL Libraries
|
2017-11-15 21:14:09 +08:00
|
|
|
* 2017-11-15 ZYH update to 3.0.0
|
2017-10-20 14:52:36 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <rthw.h>
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include "board.h"
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @addtogroup STM32
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*@{*/
|
|
|
|
|
|
|
|
void HAL_MspInit(void)
|
|
|
|
{
|
2017-11-15 21:14:09 +08:00
|
|
|
HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
|
|
|
|
/* System interrupt init*/
|
|
|
|
__HAL_RCC_AFIO_CLK_ENABLE();
|
|
|
|
/* MemoryManagement_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
|
|
|
|
/* BusFault_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
|
|
|
|
/* UsageFault_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
|
|
|
|
/* SVCall_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
|
|
|
|
/* DebugMonitor_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
|
|
|
|
/* PendSV_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
|
|
|
|
/* SysTick_IRQn interrupt configuration */
|
|
|
|
HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
|
|
|
|
/**DISABLE: JTAG-DP Disabled and SW-DP Disabled**/
|
|
|
|
__HAL_AFIO_REMAP_SWJ_NOJTAG();
|
2017-10-20 14:52:36 +08:00
|
|
|
}
|
2018-04-17 17:26:59 +08:00
|
|
|
|
2017-10-20 14:52:36 +08:00
|
|
|
void SystemClock_Config(void)
|
|
|
|
{
|
2018-06-29 11:47:44 +08:00
|
|
|
rt_err_t ret = RT_EOK;
|
2017-11-15 21:14:09 +08:00
|
|
|
RCC_OscInitTypeDef RCC_OscInitStruct;
|
|
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct;
|
2018-06-29 11:47:44 +08:00
|
|
|
|
|
|
|
#if !defined(RT_USING_HSI)
|
|
|
|
/* Initializes the CPU, AHB and APB busses clocks */
|
2017-11-15 21:14:09 +08:00
|
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
|
2018-06-29 11:47:44 +08:00
|
|
|
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
2017-11-15 21:14:09 +08:00
|
|
|
RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
|
2018-06-29 11:47:44 +08:00
|
|
|
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
|
|
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
|
|
|
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
|
|
|
|
ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
|
|
|
|
RT_ASSERT(ret == HAL_OK);
|
|
|
|
|
|
|
|
/* Initializes the CPU, AHB and APB busses clocks */
|
|
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
|
|
|
|
RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
|
|
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
2017-11-15 21:14:09 +08:00
|
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
|
|
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
2018-06-29 11:47:44 +08:00
|
|
|
ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
|
|
|
|
RT_ASSERT(ret == HAL_OK);
|
|
|
|
|
2017-11-15 21:14:09 +08:00
|
|
|
HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / RT_TICK_PER_SECOND);
|
|
|
|
HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
|
|
|
|
HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
|
2018-06-29 11:47:44 +08:00
|
|
|
#else
|
|
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
|
|
|
|
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
|
|
|
|
RCC_OscInitStruct.HSICalibrationValue = 16;
|
|
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
|
|
|
|
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
|
|
|
|
ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
|
|
|
|
RT_ASSERT(ret == HAL_OK);
|
|
|
|
|
|
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK |
|
|
|
|
RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
|
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
|
|
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
|
|
|
ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
|
|
|
|
RT_ASSERT(ret == HAL_OK);
|
|
|
|
|
|
|
|
HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/RT_TICK_PER_SECOND);
|
|
|
|
HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
|
|
|
|
HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
|
|
|
|
#endif
|
2017-10-20 14:52:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This is the timer interrupt service routine.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
void SysTick_Handler(void)
|
|
|
|
{
|
2017-11-15 21:14:09 +08:00
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
HAL_IncTick();
|
|
|
|
rt_tick_increase();
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
2017-10-20 14:52:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will initial STM32 board.
|
|
|
|
*/
|
|
|
|
void rt_hw_board_init(void)
|
|
|
|
{
|
2017-11-15 21:14:09 +08:00
|
|
|
HAL_Init();
|
|
|
|
SystemClock_Config();
|
|
|
|
#ifdef RT_USING_HEAP
|
|
|
|
rt_system_heap_init((void *)HEAP_BEGIN, (void *)HEAP_END);
|
2017-10-20 14:52:36 +08:00
|
|
|
#endif
|
2017-11-15 21:14:09 +08:00
|
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
|
|
|
rt_components_board_init();
|
2017-10-20 14:52:36 +08:00
|
|
|
#endif
|
|
|
|
#ifdef RT_USING_CONSOLE
|
2017-11-15 21:14:09 +08:00
|
|
|
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
|
2017-10-20 14:52:36 +08:00
|
|
|
#endif
|
|
|
|
}
|
2018-06-11 08:59:30 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will delay for some us.
|
|
|
|
*
|
|
|
|
* @param us the delay time of us
|
|
|
|
*/
|
|
|
|
void rt_hw_us_delay(rt_uint32_t us)
|
|
|
|
{
|
|
|
|
rt_uint32_t delta;
|
|
|
|
us = us * (SysTick->LOAD / (1000000 / RT_TICK_PER_SECOND));
|
|
|
|
delta = SysTick->VAL;
|
|
|
|
if (delta < us)
|
|
|
|
{
|
|
|
|
/* wait current OSTick left time gone */
|
|
|
|
while (SysTick->VAL < us);
|
|
|
|
us -= delta;
|
|
|
|
delta = SysTick->LOAD;
|
|
|
|
}
|
|
|
|
while (delta - SysTick->VAL < us);
|
|
|
|
}
|