2011-06-30 22:15:08 +08:00
|
|
|
/*
|
|
|
|
* File : board.c
|
|
|
|
* This file is part of RT-Thread RTOS
|
|
|
|
* COPYRIGHT (C) 2009 RT-Thread Develop Team
|
|
|
|
*
|
|
|
|
* The license and distribution terms for this file may be
|
|
|
|
* found in the file LICENSE in this distribution or at
|
|
|
|
* http://www.rt-thread.org/license/LICENSE
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2009-01-05 Bernard first implementation
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <rthw.h>
|
|
|
|
#include <rtthread.h>
|
|
|
|
|
|
|
|
#include "board.h"
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @addtogroup STM32
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*@{*/
|
|
|
|
|
2011-09-19 02:00:23 +08:00
|
|
|
#if STM32_USE_SDIO
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief DeInitializes the SDIO interface.
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void SD_LowLevel_DeInit(void)
|
|
|
|
{
|
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
|
|
|
|
/*!< Disable SDIO Clock */
|
|
|
|
SDIO_ClockCmd(DISABLE);
|
|
|
|
|
|
|
|
/*!< Set Power State to OFF */
|
|
|
|
SDIO_SetPowerState(SDIO_PowerState_OFF);
|
|
|
|
|
|
|
|
/*!< DeInitializes the SDIO peripheral */
|
|
|
|
SDIO_DeInit();
|
|
|
|
|
|
|
|
/* Disable the SDIO APB2 Clock */
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, DISABLE);
|
|
|
|
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_MCO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_MCO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_MCO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_MCO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_MCO);
|
|
|
|
GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_MCO);
|
|
|
|
|
|
|
|
/* Configure PC.08, PC.09, PC.10, PC.11 pins: D0, D1, D2, D3 pins */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Configure PD.02 CMD line */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
|
|
|
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Configure PC.12 pin: CLK pin */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
|
|
|
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Initializes the SD Card and put it into StandBy State (Ready for
|
|
|
|
* data transfer).
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void SD_LowLevel_Init(void)
|
|
|
|
{
|
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
|
|
|
|
/* GPIOC and GPIOD Periph clock enable */
|
|
|
|
RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
|
|
|
|
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_SDIO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SDIO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SDIO);
|
|
|
|
GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
|
|
|
|
GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
|
|
|
|
|
|
|
|
/* Configure PC.08, PC.09, PC.10, PC.11 pins: D0, D1, D2, D3 pins */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
|
|
|
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Configure PD.02 CMD line */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
|
|
|
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Configure PC.12 pin: CLK pin */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
GPIO_Init(GPIOC, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/*!< Configure SD_SPI_DETECT_PIN pin: SD Card detect pin */
|
|
|
|
GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
|
|
|
|
GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
/* Enable the SDIO APB2 Clock */
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE);
|
|
|
|
|
|
|
|
/* Enable the DMA2 Clock */
|
|
|
|
RCC_AHB1PeriphClockCmd(SD_SDIO_DMA_CLK, ENABLE);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Configures the DMA2 Channel4 for SDIO Tx request.
|
|
|
|
* @param BufferSRC: pointer to the source buffer
|
|
|
|
* @param BufferSize: buffer size
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
|
|
|
|
{
|
|
|
|
DMA_InitTypeDef SDDMA_InitStructure;
|
|
|
|
|
|
|
|
DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 disable */
|
|
|
|
DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 Config */
|
|
|
|
DMA_DeInit(SD_SDIO_DMA_STREAM);
|
|
|
|
|
|
|
|
SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
|
|
|
|
SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
|
|
|
|
SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
|
|
|
|
SDDMA_InitStructure.DMA_BufferSize = 0;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
|
|
|
|
SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
|
|
|
|
SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
|
|
|
|
SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
|
|
|
|
SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
|
|
|
|
DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
|
|
|
|
|
|
|
|
DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 enable */
|
|
|
|
DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Configures the DMA2 Channel4 for SDIO Rx request.
|
|
|
|
* @param BufferDST: pointer to the destination buffer
|
|
|
|
* @param BufferSize: buffer size
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
|
|
|
|
{
|
|
|
|
DMA_InitTypeDef SDDMA_InitStructure;
|
|
|
|
|
|
|
|
DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 disable */
|
|
|
|
DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 Config */
|
|
|
|
DMA_DeInit(SD_SDIO_DMA_STREAM);
|
|
|
|
|
|
|
|
SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
|
|
|
|
SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
|
|
|
|
SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
|
|
|
|
SDDMA_InitStructure.DMA_BufferSize = 0;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
|
|
|
|
SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
|
|
|
|
SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
|
|
|
|
SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
|
|
|
|
SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
|
|
|
|
SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
|
|
|
|
SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
|
|
|
|
DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
|
|
|
|
|
|
|
|
DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
|
|
|
|
|
|
|
|
/* DMA2 Stream3 or Stream6 enable */
|
|
|
|
DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief Returns the DMA End Of Transfer Status.
|
|
|
|
* @param None
|
|
|
|
* @retval DMA SDIO Stream Status.
|
|
|
|
*/
|
|
|
|
uint32_t SD_DMAEndOfTransferStatus(void)
|
|
|
|
{
|
|
|
|
return (uint32_t)DMA_GetFlagStatus(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-06-30 22:15:08 +08:00
|
|
|
/*******************************************************************************
|
|
|
|
* Function Name : NVIC_Configuration
|
|
|
|
* Description : Configures Vector Table base location.
|
|
|
|
* Input : None
|
|
|
|
* Output : None
|
|
|
|
* Return : None
|
|
|
|
*******************************************************************************/
|
|
|
|
void NVIC_Configuration(void)
|
|
|
|
{
|
|
|
|
#ifdef VECT_TAB_RAM
|
|
|
|
/* Set the Vector Table base location at 0x20000000 */
|
|
|
|
NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
|
|
|
|
#else /* VECT_TAB_FLASH */
|
|
|
|
/* Set the Vector Table base location at 0x08000000 */
|
|
|
|
NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* Function Name : SysTick_Configuration
|
|
|
|
* Description : Configures the SysTick for OS tick.
|
|
|
|
* Input : None
|
|
|
|
* Output : None
|
|
|
|
* Return : None
|
|
|
|
*******************************************************************************/
|
|
|
|
void SysTick_Configuration(void)
|
|
|
|
{
|
|
|
|
RCC_ClocksTypeDef rcc_clocks;
|
|
|
|
rt_uint32_t cnts;
|
|
|
|
|
|
|
|
RCC_GetClocksFreq(&rcc_clocks);
|
|
|
|
|
|
|
|
cnts = (rt_uint32_t)rcc_clocks.HCLK_Frequency / RT_TICK_PER_SECOND;
|
|
|
|
|
|
|
|
SysTick_Config(cnts);
|
|
|
|
SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This is the timer interrupt service routine.
|
|
|
|
*
|
|
|
|
*/
|
2011-07-01 07:25:17 +08:00
|
|
|
void SysTick_Handler(void)
|
2011-06-30 22:15:08 +08:00
|
|
|
{
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
|
|
|
|
rt_tick_increase();
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will initial STM32 board.
|
|
|
|
*/
|
|
|
|
void rt_hw_board_init()
|
|
|
|
{
|
|
|
|
/* NVIC Configuration */
|
|
|
|
NVIC_Configuration();
|
|
|
|
|
|
|
|
/* Configure the SysTick */
|
|
|
|
SysTick_Configuration();
|
|
|
|
|
|
|
|
rt_hw_usart_init();
|
2011-07-01 07:25:17 +08:00
|
|
|
#ifdef RT_USING_CONSOLE
|
2011-06-30 22:15:08 +08:00
|
|
|
rt_console_set_device(CONSOLE_DEVICE);
|
2011-07-01 07:25:17 +08:00
|
|
|
#endif
|
2011-06-30 22:15:08 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/*@}*/
|