251 lines
6.7 KiB
C
251 lines
6.7 KiB
C
|
/*
|
||
|
|
* Copyright (C) 2018 Shanghai Eastsoft Microelectronics Co., Ltd.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2019-3-19 wangyq the first version
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <rthw.h>
|
||
|
|
#include <rtthread.h>
|
||
|
|
#include <rtdevice.h>
|
||
|
|
#include <drv_hwtimer.h>
|
||
|
|
#include <board.h>
|
||
|
|
#include <ald_cmu.h>
|
||
|
|
#include <ald_timer.h>
|
||
|
|
|
||
|
|
#ifdef RT_USING_HWTIMER
|
||
|
|
|
||
|
|
struct es32f0_hwtimer_dev
|
||
|
|
{
|
||
|
|
rt_hwtimer_t parent;
|
||
|
|
timer_handle_t *hwtimer_periph;
|
||
|
|
IRQn_Type IRQn;
|
||
|
|
};
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER0
|
||
|
|
static struct es32f0_hwtimer_dev hwtimer0;
|
||
|
|
|
||
|
|
void BS16T0_Handler(void)
|
||
|
|
{
|
||
|
|
timer_clear_flag_status(hwtimer0.hwtimer_periph, TIMER_FLAG_UPDATE);
|
||
|
|
rt_device_hwtimer_isr(&hwtimer0.parent);
|
||
|
|
|
||
|
|
if (HWTIMER_MODE_ONESHOT == hwtimer0.parent.mode)
|
||
|
|
{
|
||
|
|
timer_base_stop(hwtimer0.hwtimer_periph);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER1
|
||
|
|
static struct es32f0_hwtimer_dev hwtimer1;
|
||
|
|
|
||
|
|
void BS16T1_UART2_Handler(void)
|
||
|
|
{
|
||
|
|
if (timer_get_it_status(hwtimer1.hwtimer_periph, TIMER_IT_UPDATE) &&
|
||
|
|
timer_get_flag_status(hwtimer1.hwtimer_periph, TIMER_FLAG_UPDATE))
|
||
|
|
{
|
||
|
|
timer_clear_flag_status(hwtimer1.hwtimer_periph, TIMER_FLAG_UPDATE);
|
||
|
|
rt_device_hwtimer_isr(&hwtimer1.parent);
|
||
|
|
|
||
|
|
if (HWTIMER_MODE_ONESHOT == hwtimer1.parent.mode)
|
||
|
|
{
|
||
|
|
timer_base_stop(hwtimer1.hwtimer_periph);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER2
|
||
|
|
static struct es32f0_hwtimer_dev hwtimer2;
|
||
|
|
|
||
|
|
void BS16T2_UART3_Handler(void)
|
||
|
|
{
|
||
|
|
if (timer_get_it_status(hwtimer2.hwtimer_periph, TIMER_IT_UPDATE) &&
|
||
|
|
timer_get_flag_status(hwtimer2.hwtimer_periph, TIMER_FLAG_UPDATE))
|
||
|
|
{
|
||
|
|
timer_clear_flag_status(hwtimer2.hwtimer_periph, TIMER_FLAG_UPDATE);
|
||
|
|
rt_device_hwtimer_isr(&hwtimer2.parent);
|
||
|
|
|
||
|
|
if (HWTIMER_MODE_ONESHOT == hwtimer2.parent.mode)
|
||
|
|
{
|
||
|
|
timer_base_stop(hwtimer2.hwtimer_periph);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER3
|
||
|
|
static struct es32f0_hwtimer_dev hwtimer3;
|
||
|
|
/* can not use when DAC0 Handler is enabled */
|
||
|
|
void BS16T3_DAC0_Handler(void)
|
||
|
|
{
|
||
|
|
/* if BS16T3 it */
|
||
|
|
if (timer_get_it_status(hwtimer3.hwtimer_periph, TIMER_IT_UPDATE) &&
|
||
|
|
timer_get_flag_status(hwtimer3.hwtimer_periph, TIMER_FLAG_UPDATE))
|
||
|
|
{
|
||
|
|
timer_clear_flag_status(hwtimer3.hwtimer_periph, TIMER_FLAG_UPDATE);
|
||
|
|
rt_device_hwtimer_isr(&hwtimer3.parent);
|
||
|
|
|
||
|
|
if (HWTIMER_MODE_ONESHOT == hwtimer3.parent.mode)
|
||
|
|
{
|
||
|
|
timer_base_stop(hwtimer3.hwtimer_periph);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
static struct rt_hwtimer_info es32f0_hwtimer_info =
|
||
|
|
{
|
||
|
|
48000000, /* maximum count frequency */
|
||
|
|
1, /* minimum count frequency */
|
||
|
|
65535, /* counter maximum value */
|
||
|
|
HWTIMER_CNTMODE_UP
|
||
|
|
};
|
||
|
|
|
||
|
|
static void es32f0_hwtimer_init(rt_hwtimer_t *timer, rt_uint32_t state)
|
||
|
|
{
|
||
|
|
struct es32f0_hwtimer_dev *hwtimer = (struct es32f0_hwtimer_dev *)timer->parent.user_data;
|
||
|
|
|
||
|
|
RT_ASSERT(hwtimer != RT_NULL);
|
||
|
|
|
||
|
|
if (1 == state)
|
||
|
|
{
|
||
|
|
timer_base_init(hwtimer->hwtimer_periph);
|
||
|
|
timer_interrupt_config(hwtimer->hwtimer_periph, TIMER_IT_UPDATE, ENABLE);
|
||
|
|
NVIC_EnableIRQ(hwtimer->IRQn);
|
||
|
|
}
|
||
|
|
hwtimer->parent.freq = cmu_get_pclk1_clock();
|
||
|
|
es32f0_hwtimer_info.maxfreq = cmu_get_pclk1_clock();
|
||
|
|
es32f0_hwtimer_info.minfreq = cmu_get_pclk1_clock();
|
||
|
|
}
|
||
|
|
|
||
|
|
static rt_err_t es32f0_hwtimer_start(rt_hwtimer_t *timer,
|
||
|
|
rt_uint32_t cnt,
|
||
|
|
rt_hwtimer_mode_t mode)
|
||
|
|
{
|
||
|
|
struct es32f0_hwtimer_dev *hwtimer = (struct es32f0_hwtimer_dev *)timer->parent.user_data;
|
||
|
|
|
||
|
|
RT_ASSERT(hwtimer != RT_NULL);
|
||
|
|
|
||
|
|
WRITE_REG(hwtimer->hwtimer_periph->perh->AR, cnt);
|
||
|
|
timer_base_start(hwtimer->hwtimer_periph);
|
||
|
|
|
||
|
|
return RT_EOK;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void es32f0_hwtimer_stop(rt_hwtimer_t *timer)
|
||
|
|
{
|
||
|
|
struct es32f0_hwtimer_dev *hwtimer = (struct es32f0_hwtimer_dev *)timer->parent.user_data;
|
||
|
|
|
||
|
|
RT_ASSERT(hwtimer != RT_NULL);
|
||
|
|
|
||
|
|
timer_base_stop(hwtimer->hwtimer_periph);
|
||
|
|
}
|
||
|
|
|
||
|
|
static rt_uint32_t es32f0_hwtimer_count_get(rt_hwtimer_t *timer)
|
||
|
|
{
|
||
|
|
struct es32f0_hwtimer_dev *hwtimer = (struct es32f0_hwtimer_dev *)timer->parent.user_data;
|
||
|
|
uint32_t hwtimer_count = 0;
|
||
|
|
|
||
|
|
RT_ASSERT(hwtimer != RT_NULL);
|
||
|
|
|
||
|
|
hwtimer_count = READ_REG(hwtimer->hwtimer_periph->perh->COUNT);
|
||
|
|
|
||
|
|
return hwtimer_count;
|
||
|
|
}
|
||
|
|
|
||
|
|
static rt_err_t es32f0_hwtimer_control(rt_hwtimer_t *timer,
|
||
|
|
rt_uint32_t cmd,
|
||
|
|
void *args)
|
||
|
|
{
|
||
|
|
rt_err_t ret = RT_EOK;
|
||
|
|
rt_uint32_t freq = 0;
|
||
|
|
struct es32f0_hwtimer_dev *hwtimer = (struct es32f0_hwtimer_dev *)timer->parent.user_data;
|
||
|
|
|
||
|
|
RT_ASSERT(hwtimer != RT_NULL);
|
||
|
|
|
||
|
|
switch (cmd)
|
||
|
|
{
|
||
|
|
case HWTIMER_CTRL_FREQ_SET:
|
||
|
|
freq = *(rt_uint32_t *)args;
|
||
|
|
if (freq != cmu_get_pclk1_clock())
|
||
|
|
{
|
||
|
|
ret = -RT_ERROR;
|
||
|
|
}
|
||
|
|
break;
|
||
|
|
|
||
|
|
case HWTIMER_CTRL_STOP:
|
||
|
|
timer_base_stop(hwtimer->hwtimer_periph);
|
||
|
|
break;
|
||
|
|
|
||
|
|
default:
|
||
|
|
ret = RT_EINVAL;
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct rt_hwtimer_ops es32f0_hwtimer_ops =
|
||
|
|
{
|
||
|
|
es32f0_hwtimer_init,
|
||
|
|
es32f0_hwtimer_start,
|
||
|
|
es32f0_hwtimer_stop,
|
||
|
|
es32f0_hwtimer_count_get,
|
||
|
|
es32f0_hwtimer_control
|
||
|
|
};
|
||
|
|
|
||
|
|
int rt_hw_hwtimer_init(void)
|
||
|
|
{
|
||
|
|
rt_err_t ret = RT_EOK;
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER0
|
||
|
|
static timer_handle_t _hwtimer_periph0;
|
||
|
|
_hwtimer_periph0.perh = BS16T0;
|
||
|
|
hwtimer0.IRQn = BS16T0_IRQn;
|
||
|
|
hwtimer0.hwtimer_periph = &_hwtimer_periph0;
|
||
|
|
hwtimer0.parent.info = &es32f0_hwtimer_info;
|
||
|
|
hwtimer0.parent.ops = &es32f0_hwtimer_ops;
|
||
|
|
ret = rt_device_hwtimer_register(&hwtimer0.parent, "timer0", &hwtimer0);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER1
|
||
|
|
static timer_handle_t _hwtimer_periph1;
|
||
|
|
_hwtimer_periph1.perh = BS16T1;
|
||
|
|
hwtimer1.IRQn = BS16T1_UART2_IRQn;
|
||
|
|
hwtimer1.hwtimer_periph = &_hwtimer_periph1;
|
||
|
|
hwtimer1.parent.info = &es32f0_hwtimer_info;
|
||
|
|
hwtimer1.parent.ops = &es32f0_hwtimer_ops;
|
||
|
|
ret = rt_device_hwtimer_register(&hwtimer1.parent, "timer1", &hwtimer1);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER2
|
||
|
|
static timer_handle_t _hwtimer_periph2;
|
||
|
|
_hwtimer_periph2.perh = BS16T2;
|
||
|
|
hwtimer2.IRQn = BS16T2_UART3_IRQn;
|
||
|
|
hwtimer2.hwtimer_periph = &_hwtimer_periph2;
|
||
|
|
hwtimer2.parent.info = &es32f0_hwtimer_info;
|
||
|
|
hwtimer2.parent.ops = &es32f0_hwtimer_ops;
|
||
|
|
ret = rt_device_hwtimer_register(&hwtimer2.parent, "timer2", &hwtimer2);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef BSP_USING_HWTIMER3
|
||
|
|
static timer_handle_t _hwtimer_periph3;
|
||
|
|
_hwtimer_periph3.perh = BS16T3;
|
||
|
|
hwtimer3.IRQn = BS16T3_DAC0_IRQn;
|
||
|
|
hwtimer3.hwtimer_periph = &_hwtimer_periph3;
|
||
|
|
hwtimer3.parent.info = &es32f0_hwtimer_info;
|
||
|
|
hwtimer3.parent.ops = &es32f0_hwtimer_ops;
|
||
|
|
ret = rt_device_hwtimer_register(&hwtimer3.parent, "timer3", &hwtimer3);
|
||
|
|
#endif
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
INIT_BOARD_EXPORT(rt_hw_hwtimer_init);
|
||
|
|
|
||
|
|
#endif
|