2020-06-17 16:30:11 +08:00
|
|
|
/**************************************************************************//**
|
|
|
|
*
|
|
|
|
* @copyright (C) 2019 Nuvoton Technology Corp. All rights reserved.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2020-1-16 Wayne First version
|
|
|
|
*
|
|
|
|
******************************************************************************/
|
|
|
|
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include <NuMicro.h>
|
|
|
|
#include "drv_uart.h"
|
|
|
|
#include "board.h"
|
|
|
|
#include "nutool_pincfg.h"
|
|
|
|
#include "nutool_modclkcfg.h"
|
|
|
|
|
|
|
|
#ifdef __CC_ARM
|
|
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
|
|
|
#elif __ICCARM__
|
|
|
|
#pragma section="HEAP"
|
|
|
|
#else
|
|
|
|
extern int __bss_end;
|
|
|
|
extern int __ram_top;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This function will initial M487 board.
|
|
|
|
*/
|
|
|
|
void rt_hw_board_init(void)
|
|
|
|
{
|
|
|
|
/* Init System/modules clock */
|
|
|
|
nutool_modclkcfg_init();
|
|
|
|
|
|
|
|
/* Unlock protected registers */
|
|
|
|
SYS_UnlockReg();
|
|
|
|
|
|
|
|
/* Init all pin function setting */
|
|
|
|
nutool_pincfg_init();
|
|
|
|
|
2020-06-29 14:09:57 +08:00
|
|
|
/* Configure SysTick */
|
2020-06-17 16:30:11 +08:00
|
|
|
SysTick_Config(SystemCoreClock / RT_TICK_PER_SECOND);
|
|
|
|
|
|
|
|
/* Update System Core Clock */
|
|
|
|
/* User can use SystemCoreClockUpdate() to calculate SystemCoreClock. */
|
|
|
|
SystemCoreClockUpdate();
|
|
|
|
|
|
|
|
#if defined(BSP_USING_EADC)
|
|
|
|
/* Vref connect to internal */
|
|
|
|
SYS->VREFCTL = (SYS->VREFCTL & ~SYS_VREFCTL_VREFCTL_Msk) | SYS_VREFCTL_VREF_3_0V;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Lock protected registers */
|
|
|
|
SYS_LockReg();
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef RT_USING_HEAP
|
|
|
|
#ifdef __CC_ARM
|
|
|
|
rt_system_heap_init((void *)&Image$$RW_IRAM1$$ZI$$Limit, (void *)SRAM_END);
|
|
|
|
#elif __ICCARM__
|
|
|
|
rt_system_heap_init(__segment_end("HEAP"), (void *)SRAM_END);
|
|
|
|
#else
|
|
|
|
/* init memory system */
|
|
|
|
rt_system_heap_init((void *)&__bss_end, (void *)&__ram_top);
|
|
|
|
#endif
|
|
|
|
#endif /* RT_USING_HEAP */
|
|
|
|
|
|
|
|
#if defined(BSP_USING_UART)
|
|
|
|
rt_hw_uart_init();
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef RT_USING_CONSOLE
|
|
|
|
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
NVIC_SetPriorityGrouping(7);
|
|
|
|
|
|
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
|
|
|
rt_components_board_init();
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* This is the timer interrupt service routine.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
void SysTick_Handler(void)
|
|
|
|
{
|
|
|
|
/* enter interrupt */
|
|
|
|
rt_interrupt_enter();
|
|
|
|
|
|
|
|
rt_tick_increase();
|
|
|
|
|
|
|
|
/* leave interrupt */
|
|
|
|
rt_interrupt_leave();
|
|
|
|
}
|
|
|
|
|
|
|
|
void rt_hw_cpu_reset(void)
|
|
|
|
{
|
|
|
|
SYS_UnlockReg();
|
|
|
|
|
|
|
|
SYS->IPRST0 |= SYS_IPRST0_CHIPRST_Msk;
|
|
|
|
}
|
|
|
|
|
2020-06-29 14:09:57 +08:00
|
|
|
int reboot(int argc, char** argv)
|
2020-06-17 16:30:11 +08:00
|
|
|
{
|
|
|
|
rt_hw_cpu_reset();
|
2020-06-29 14:09:57 +08:00
|
|
|
return 0;
|
2020-06-17 16:30:11 +08:00
|
|
|
}
|
2020-06-29 14:09:57 +08:00
|
|
|
MSH_CMD_EXPORT(reboot, Reboot System);
|