88 lines
2.5 KiB
C
88 lines
2.5 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2020-04-24 luhuadong first version
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "board.h"
|
||
|
|
|
||
|
|
void SystemClock_Config(void)
|
||
|
|
{
|
||
|
|
|
||
|
|
RCC_OscInitTypeDef RCC_OscInitStruct;
|
||
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct;
|
||
|
|
RCC_PeriphCLKInitTypeDef PeriphClkInit;
|
||
|
|
|
||
|
|
/**Configure LSE Drive Capability
|
||
|
|
*/
|
||
|
|
HAL_PWR_EnableBkUpAccess();
|
||
|
|
|
||
|
|
__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
|
||
|
|
|
||
|
|
/**Initializes the CPU, AHB and APB busses clocks
|
||
|
|
*/
|
||
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
|
||
|
|
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
|
||
|
|
RCC_OscInitStruct.MSIState = RCC_MSI_ON;
|
||
|
|
RCC_OscInitStruct.MSICalibrationValue = 0;
|
||
|
|
RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
|
||
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
||
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
|
||
|
|
RCC_OscInitStruct.PLL.PLLM = 1;
|
||
|
|
RCC_OscInitStruct.PLL.PLLN = 16;
|
||
|
|
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
|
||
|
|
RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
|
||
|
|
RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
|
||
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
||
|
|
{
|
||
|
|
_Error_Handler(__FILE__, __LINE__);
|
||
|
|
}
|
||
|
|
|
||
|
|
/**Initializes the CPU, AHB and APB busses clocks
|
||
|
|
*/
|
||
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
||
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
||
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
||
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
||
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
|
||
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
||
|
|
|
||
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
|
||
|
|
{
|
||
|
|
_Error_Handler(__FILE__, __LINE__);
|
||
|
|
}
|
||
|
|
|
||
|
|
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
|
||
|
|
PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
|
||
|
|
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
|
||
|
|
{
|
||
|
|
_Error_Handler(__FILE__, __LINE__);
|
||
|
|
}
|
||
|
|
|
||
|
|
/**Configure the main internal regulator output voltage
|
||
|
|
*/
|
||
|
|
if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
|
||
|
|
{
|
||
|
|
_Error_Handler(__FILE__, __LINE__);
|
||
|
|
}
|
||
|
|
|
||
|
|
/**Configure the Systick interrupt time
|
||
|
|
*/
|
||
|
|
HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
|
||
|
|
|
||
|
|
/**Configure the Systick
|
||
|
|
*/
|
||
|
|
HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
|
||
|
|
|
||
|
|
/**Enable MSI Auto calibration
|
||
|
|
*/
|
||
|
|
HAL_RCCEx_EnableMSIPLLMode();
|
||
|
|
|
||
|
|
/* SysTick_IRQn interrupt configuration */
|
||
|
|
HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
|
||
|
|
}
|