2023-01-09 10:16:47 +08:00
|
|
|
/*
|
|
|
|
|
** ###################################################################
|
|
|
|
|
** Processors: MIMXRT1021CAF4A
|
|
|
|
|
** MIMXRT1021CAG4A
|
|
|
|
|
** MIMXRT1021DAF5A
|
|
|
|
|
** MIMXRT1021DAG5A
|
|
|
|
|
**
|
|
|
|
|
** Compiler: IAR ANSI C/C++ Compiler for ARM
|
|
|
|
|
** Reference manual: IMXRT1020RM Rev. 1RC, 05/2018
|
|
|
|
|
** Version: rev. 0.1, 2017-06-06
|
|
|
|
|
** Build: b180801
|
|
|
|
|
**
|
|
|
|
|
** Abstract:
|
|
|
|
|
** Linker file for the IAR ANSI C/C++ Compiler for ARM
|
|
|
|
|
**
|
|
|
|
|
** Copyright 2016 Freescale Semiconductor, Inc.
|
|
|
|
|
** Copyright 2016-2018 NXP
|
|
|
|
|
**
|
|
|
|
|
** SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
|
**
|
|
|
|
|
** http: www.nxp.com
|
|
|
|
|
** mail: support@nxp.com
|
|
|
|
|
**
|
|
|
|
|
** ###################################################################
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
define symbol m_interrupts_start = 0x00000000;
|
|
|
|
|
define symbol m_interrupts_end = 0x000003FF;
|
|
|
|
|
|
|
|
|
|
define symbol m_text_start = 0x00000400;
|
|
|
|
|
define symbol m_text_end = 0x0000FFFF;
|
|
|
|
|
|
|
|
|
|
define symbol m_data_start = 0x20000000;
|
|
|
|
|
define symbol m_data_end = 0x2000FFFF;
|
|
|
|
|
|
|
|
|
|
define symbol m_data2_start = 0x20200000;
|
|
|
|
|
define symbol m_data2_end = 0x2021FFFF;
|
|
|
|
|
|
|
|
|
|
/* Sizes */
|
|
|
|
|
if (isdefinedsymbol(__stack_size__)) {
|
|
|
|
|
define symbol __size_cstack__ = __stack_size__;
|
|
|
|
|
} else {
|
|
|
|
|
define symbol __size_cstack__ = 0x0400;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (isdefinedsymbol(__heap_size__)) {
|
|
|
|
|
define symbol __size_heap__ = __heap_size__;
|
|
|
|
|
} else {
|
|
|
|
|
define symbol __size_heap__ = 0x0400;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
define exported symbol __VECTOR_TABLE = m_interrupts_start;
|
|
|
|
|
define exported symbol __VECTOR_RAM = m_interrupts_start;
|
|
|
|
|
define exported symbol __RAM_VECTOR_TABLE_SIZE = 0x0;
|
|
|
|
|
|
|
|
|
|
define memory mem with size = 4G;
|
|
|
|
|
define region TEXT_region = mem:[from m_interrupts_start to m_interrupts_end]
|
|
|
|
|
| mem:[from m_text_start to m_text_end];
|
|
|
|
|
|
|
|
|
|
define region DATA_region = mem:[from m_data_start to m_data_end-__size_cstack__];
|
|
|
|
|
define region DATA2_region = mem:[from m_data2_start to m_data2_end];
|
|
|
|
|
define region CSTACK_region = mem:[from m_data_end-__size_cstack__+1 to m_data_end];
|
|
|
|
|
|
|
|
|
|
define block CSTACK with alignment = 8, size = __size_cstack__ { };
|
|
|
|
|
define block HEAP with alignment = 8, size = __size_heap__ { };
|
|
|
|
|
define block RW { readwrite };
|
|
|
|
|
define block ZI { zi };
|
|
|
|
|
define block NCACHE_VAR { section NonCacheable , section NonCacheable.init };
|
|
|
|
|
|
|
|
|
|
initialize by copy { readwrite, section .textrw };
|
|
|
|
|
do not initialize { section .noinit };
|
|
|
|
|
|
|
|
|
|
place at address mem: m_interrupts_start { readonly section .intvec };
|
|
|
|
|
|
|
|
|
|
place in TEXT_region { readonly };
|
|
|
|
|
place in DATA_region { block RW };
|
|
|
|
|
place in DATA_region { block ZI };
|
|
|
|
|
place in DATA_region { last block HEAP };
|
|
|
|
|
place in DATA_region { block NCACHE_VAR };
|
|
|
|
|
place in CSTACK_region { block CSTACK };
|
|
|
|
|
|
