125 lines
4.0 KiB
C
125 lines
4.0 KiB
C
|
/*
|
|||
|
* Copyright : (C) 2022 Phytium Information Technology, Inc.
|
|||
|
* All Rights Reserved.
|
|||
|
*
|
|||
|
* This program is OPEN SOURCE software: you can redistribute it and/or modify it
|
|||
|
* under the terms of the Phytium Public License as published by the Phytium Technology Co.,Ltd,
|
|||
|
* either version 1.0 of the License, or (at your option) any later version.
|
|||
|
*
|
|||
|
* This program is distributed in the hope that it will be useful,but WITHOUT ANY WARRANTY;
|
|||
|
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|||
|
* See the Phytium Public License for more details.
|
|||
|
*
|
|||
|
*
|
|||
|
* FilePath: farm_smccc.h
|
|||
|
* Date: 2022-02-10 14:53:41
|
|||
|
* LastEditTime: 2022-02-17 17:32:15
|
|||
|
* Description: This files is for
|
|||
|
*
|
|||
|
* Modify History:
|
|||
|
* Ver Who Date Changes
|
|||
|
* ----- ------ -------- --------------------------------------
|
|||
|
*/
|
|||
|
|
|||
|
#ifndef __LINUX_ARM_SMCCC_H
|
|||
|
#define __LINUX_ARM_SMCCC_H
|
|||
|
|
|||
|
/*
|
|||
|
* This file provides common defines for ARM SMC Calling Convention as
|
|||
|
* specified in
|
|||
|
* http://infocenter.arm.com/help/topic/com.arm.doc.den0028a/index.html
|
|||
|
*/
|
|||
|
|
|||
|
#define ARM_SMCCC_STD_CALL 0
|
|||
|
#define ARM_SMCCC_FAST_CALL 1
|
|||
|
#define ARM_SMCCC_TYPE_SHIFT 31
|
|||
|
|
|||
|
#define ARM_SMCCC_SMC_32 0
|
|||
|
#define ARM_SMCCC_SMC_64 1
|
|||
|
#define ARM_SMCCC_CALL_CONV_SHIFT 30
|
|||
|
|
|||
|
#define ARM_SMCCC_OWNER_MASK 0x3F
|
|||
|
#define ARM_SMCCC_OWNER_SHIFT 24
|
|||
|
|
|||
|
#define ARM_SMCCC_FUNC_MASK 0xFFFF
|
|||
|
|
|||
|
#define ARM_SMCCC_IS_FAST_CALL(smc_val) \
|
|||
|
((smc_val) & (ARM_SMCCC_FAST_CALL << ARM_SMCCC_TYPE_SHIFT))
|
|||
|
#define ARM_SMCCC_IS_64(smc_val) \
|
|||
|
((smc_val) & (ARM_SMCCC_SMC_64 << ARM_SMCCC_CALL_CONV_SHIFT))
|
|||
|
#define ARM_SMCCC_FUNC_NUM(smc_val) ((smc_val)&ARM_SMCCC_FUNC_MASK)
|
|||
|
#define ARM_SMCCC_OWNER_NUM(smc_val) \
|
|||
|
(((smc_val) >> ARM_SMCCC_OWNER_SHIFT) & ARM_SMCCC_OWNER_MASK)
|
|||
|
|
|||
|
#define ARM_SMCCC_CALL_VAL(type, calling_convention, owner, func_num) \
|
|||
|
(((type) << ARM_SMCCC_TYPE_SHIFT) | \
|
|||
|
((calling_convention) << ARM_SMCCC_CALL_CONV_SHIFT) | \
|
|||
|
(((owner)&ARM_SMCCC_OWNER_MASK) << ARM_SMCCC_OWNER_SHIFT) | \
|
|||
|
((func_num)&ARM_SMCCC_FUNC_MASK))
|
|||
|
|
|||
|
#define ARM_SMCCC_OWNER_ARCH 0
|
|||
|
#define ARM_SMCCC_OWNER_CPU 1
|
|||
|
#define ARM_SMCCC_OWNER_SIP 2
|
|||
|
#define ARM_SMCCC_OWNER_OEM 3
|
|||
|
#define ARM_SMCCC_OWNER_STANDARD 4
|
|||
|
#define ARM_SMCCC_OWNER_TRUSTED_APP 48
|
|||
|
#define ARM_SMCCC_OWNER_TRUSTED_APP_END 49
|
|||
|
#define ARM_SMCCC_OWNER_TRUSTED_OS 50
|
|||
|
#define ARM_SMCCC_OWNER_TRUSTED_OS_END 63
|
|||
|
|
|||
|
#define ARM_SMCCC_QUIRK_NONE 0
|
|||
|
#define ARM_SMCCC_QUIRK_QCOM_A6 1 /* Save/restore register a6 */
|
|||
|
|
|||
|
#ifndef __ASSEMBLY__
|
|||
|
|
|||
|
#include <stdio.h>
|
|||
|
/**
|
|||
|
* struct arm_smccc_res - Result from SMC/HVC call
|
|||
|
* @a0-a3 result values from registers 0 to 3
|
|||
|
*/
|
|||
|
struct arm_smccc_res
|
|||
|
{
|
|||
|
unsigned long a0;
|
|||
|
unsigned long a1;
|
|||
|
unsigned long a2;
|
|||
|
unsigned long a3;
|
|||
|
};
|
|||
|
|
|||
|
/**
|
|||
|
* struct arm_smccc_quirk - Contains quirk information
|
|||
|
* @id: quirk identification
|
|||
|
* @state: quirk specific information
|
|||
|
* @a6: Qualcomm quirk entry for returning post-smc call contents of a6
|
|||
|
*/
|
|||
|
struct arm_smccc_quirk
|
|||
|
{
|
|||
|
int id;
|
|||
|
union
|
|||
|
{
|
|||
|
unsigned long a6;
|
|||
|
} state;
|
|||
|
};
|
|||
|
|
|||
|
/**
|
|||
|
* __arm_smccc_smc() - make SMC calls
|
|||
|
* @a0-a7: arguments passed in registers 0 to 7
|
|||
|
* @res: result values from registers 0 to 3
|
|||
|
* @quirk: points to an arm_smccc_quirk, or NULL when no quirks are required.
|
|||
|
*
|
|||
|
* This function is used to make SMC calls following SMC Calling Convention.
|
|||
|
* The content of the supplied param are copied to registers 0 to 7 prior
|
|||
|
* to the SMC instruction. The return values are updated with the content
|
|||
|
* from register 0 to 3 on return from the SMC instruction. An optional
|
|||
|
* quirk structure provides vendor specific behavior.
|
|||
|
*/
|
|||
|
void __arm_smccc_smc(unsigned long a0, unsigned long a1,
|
|||
|
unsigned long a2, unsigned long a3, unsigned long a4,
|
|||
|
unsigned long a5, unsigned long a6, unsigned long a7,
|
|||
|
struct arm_smccc_res *res, struct arm_smccc_quirk *quirk);
|
|||
|
|
|||
|
#define arm_smccc_smc(...) __arm_smccc_smc(__VA_ARGS__, NULL)
|
|||
|
|
|||
|
#define arm_smccc_smc_quirk(...) __arm_smccc_smc(__VA_ARGS__)
|
|||
|
|
|||
|
#endif /*__ASSEMBLY__*/
|
|||
|
#endif /*__LINUX_ARM_SMCCC_H*/
|