libs/rt-thread
libs
/
rt-thread
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
rt-thread/libcpu/mips/common/context_gcc.S

125 lines
3.0 KiB
ArmAsm
Raw Normal View History

[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
/*
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
* Copyright (c) 2006-2020, RT-Thread Development Team
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
* 2019-12-04 Jiaxun Yang Initial version
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
* 2020-07-26 lizhirui Fixed some problems
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
*/
#ifndef __ASSEMBLY__
#define __ASSEMBLY__
#endif
#include "mips_regs.h"
#include "stackframe.h"
.section ".text", "ax"
.set noreorder
/*
* void rt_hw_context_switch(rt_uint32 from, rt_uint32 to)
* a0 --> from
* a1 --> to
*/
.globl rt_hw_context_switch
rt_hw_context_switch:
fix mips64 some bug
2020-04-06 15:46:28 +08:00
MTC0 ra, CP0_EPC
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
SAVE_ALL
fix mips64 some bug
2020-04-06 15:46:28 +08:00
REG_S sp, 0(a0) /* store sp in preempted tasks TCB */
REG_L sp, 0(a1) /* get new task stack pointer */
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
RESTORE_ALL_AND_RET
/*
* void rt_hw_context_switch_to(rt_uint32 to)/*
* a0 --> to
*/
.globl rt_hw_context_switch_to
rt_hw_context_switch_to:
fix mips64 some bug
2020-04-06 15:46:28 +08:00
REG_L sp, 0(a0) /* get new task stack pointer */
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
RESTORE_ALL_AND_RET
/*
* void rt_hw_context_switch_interrupt(rt_uint32 from, rt_uint32 to)/*
*/
.globl rt_thread_switch_interrupt_flag
.globl rt_interrupt_from_thread
.globl rt_interrupt_to_thread
.globl rt_hw_context_switch_interrupt
rt_hw_context_switch_interrupt:
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA t0, rt_thread_switch_interrupt_flag
REG_L t1, 0(t0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
nop
bnez t1, _reswitch
nop
li t1, 0x01 /* set rt_thread_switch_interrupt_flag to 1 */
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_S t1, 0(t0)
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA t0, rt_interrupt_from_thread /* set rt_interrupt_from_thread */
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_S a0, 0(t0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
_reswitch:
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA t0, rt_interrupt_to_thread /* set rt_interrupt_to_thread */
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_S a1, 0(t0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
jr ra
nop
/*
* void rt_hw_context_switch_interrupt_do(rt_base_t flag)
*/
.globl rt_interrupt_enter
.globl rt_interrupt_leave
.globl rt_general_exc_dispatch
.globl mips_irq_handle
mips_irq_handle:
SAVE_ALL
/* let k0 keep the current context sp */
move k0, sp
/* switch to kernel stack */
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA sp, _system_stack
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
jal rt_interrupt_enter
nop
/* Get Old SP from k0 as paremeter in a0 */
move a0, k0
jal rt_general_exc_dispatch
nop
jal rt_interrupt_leave
nop
/* switch sp back to thread context */
move sp, k0
/*
* if rt_thread_switch_interrupt_flag set, jump to
* rt_hw_context_switch_interrupt_do and do not return
*/
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA k0, rt_thread_switch_interrupt_flag
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_L k1, 0(k0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
beqz k1, spurious_interrupt
nop
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_S zero, 0(k0) /* clear flag */
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
nop
/*
* switch to the new thread
*/
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA k0, rt_interrupt_from_thread
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_L k1, 0(k0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
nop
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_S sp, 0(k1) /* store sp in preempted task TCB */
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
fix mips64 some bug
2020-04-06 15:46:28 +08:00
PTR_LA k0, rt_interrupt_to_thread
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_L k1, 0(k0)
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
nop
fix mips stackframe and exception
2020-08-26 12:03:01 +08:00
LONG_L sp, 0(k1) /* get new task stack pointer */
[libcpu] Refine MIPS common code MIPS common code was highly duplicated, This commit is a attempt to clean-up and refine these code. The context and exception handle flow is mostly identical with Linux, but a notable difference is that when FPU enabled, we save FP registers in stackframe unconditionally. Signed-off-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
2019-12-07 00:54:03 +08:00
j spurious_interrupt
nop
spurious_interrupt:
RESTORE_ALL_AND_RET
.set reorder