rt-thread/libcpu/mips/gs232/cache.h

52 lines
1.4 KiB
C
Raw Normal View History

2015-07-09 07:38:07 +08:00
/*
* Cache Ops For Loongson GS232
2021-03-27 17:51:56 +08:00
*
* Copyright (c) 2006-2021, RT-Thread Development Team
*
* SPDX-License-Identifier: Apache-2.0
2015-07-09 07:38:07 +08:00
*
* Change Logs:
* Date Author Notes
* 2010-07-09 Bernard first version
* 2011-08-08 lgnq modified for LS1B
* 2015-07-08 chinesebear modified for loongson 1c
2015-07-09 07:38:07 +08:00
*/
2021-03-27 17:51:56 +08:00
#ifndef __CACHE_H__
#define __CACHE_H__
2015-07-09 07:38:07 +08:00
/*
* Cache Operations
*/
#define Index_Invalidate_I 0x00
#define Index_Writeback_Inv_D 0x01
#define Index_Invalidate_SI 0x02
#define Index_Writeback_Inv_SD 0x03
2021-03-27 17:51:56 +08:00
#define Index_Load_Tag_I 0x04
#define Index_Load_Tag_D 0x05
#define Index_Load_Tag_SI 0x06
#define Index_Load_Tag_SD 0x07
#define Index_Store_Tag_I 0x08
#define Index_Store_Tag_D 0x09
#define Index_Store_Tag_SI 0x0A
#define Index_Store_Tag_SD 0x0B
#define Create_Dirty_Excl_D 0x0d
#define Create_Dirty_Excl_SD 0x0f
#define Hit_Invalidate_I 0x10
#define Hit_Invalidate_D 0x11
#define Hit_Invalidate_SI 0x12
#define Hit_Invalidate_SD 0x13
#define Fill 0x14
#define Hit_Writeback_Inv_D 0x15
2015-07-09 07:38:07 +08:00
/* 0x16 is unused */
2021-03-27 17:51:56 +08:00
#define Hit_Writeback_Inv_SD 0x17
#define Hit_Writeback_I 0x18
#define Hit_Writeback_D 0x19
2015-07-09 07:38:07 +08:00
/* 0x1a is unused */
2021-03-27 17:51:56 +08:00
#define Hit_Writeback_SD 0x1b
2015-07-09 07:38:07 +08:00
/* 0x1c is unused */
/* 0x1e is unused */
2021-03-27 17:51:56 +08:00
#define Hit_Set_Virtual_SI 0x1e
#define Hit_Set_Virtual_SD 0x1f
2015-07-09 07:38:07 +08:00
#endif