2022-09-06 12:48:16 +08:00
|
|
|
/*
|
2023-08-15 18:41:20 +08:00
|
|
|
* Copyright (c) 2022 HPMicro
|
2022-09-06 12:48:16 +08:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
#include "hpm_common.h"
|
|
|
|
#include "hpm_soc.h"
|
|
|
|
#include "hpm_l1c_drv.h"
|
|
|
|
#include "hpm_interrupt.h"
|
|
|
|
|
2023-08-15 18:41:20 +08:00
|
|
|
|
2022-09-06 12:48:16 +08:00
|
|
|
extern void system_init(void);
|
2023-08-15 18:41:20 +08:00
|
|
|
|
2022-09-06 12:48:16 +08:00
|
|
|
|
|
|
|
__attribute__((weak)) void _clean_up(void)
|
|
|
|
{
|
|
|
|
/* clean up plic, it will help while debugging */
|
|
|
|
disable_irq_from_intc();
|
|
|
|
intc_m_set_threshold(0);
|
|
|
|
for (uint32_t irq = 0; irq < 128; irq++) {
|
|
|
|
intc_m_complete_irq(irq);
|
|
|
|
}
|
|
|
|
/* clear any bits left in plic enable register */
|
|
|
|
for (uint32_t i = 0; i < 4; i++) {
|
|
|
|
*(volatile uint32_t *)(HPM_PLIC_BASE + HPM_PLIC_ENABLE_OFFSET + (i << 2)) = 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
__attribute__((weak)) void c_startup(void)
|
|
|
|
{
|
|
|
|
uint32_t i, size;
|
|
|
|
#if defined(FLASH_XIP) || defined(FLASH_UF2)
|
|
|
|
extern uint8_t __vector_ram_start__[], __vector_ram_end__[], __vector_load_addr__[];
|
|
|
|
size = __vector_ram_end__ - __vector_ram_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__vector_ram_start__ + i) = *(__vector_load_addr__ + i);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
extern uint8_t __etext[];
|
|
|
|
extern uint8_t __bss_start__[], __bss_end__[];
|
|
|
|
extern uint8_t __data_start__[], __data_end__[];
|
|
|
|
extern uint8_t __noncacheable_bss_start__[], __noncacheable_bss_end__[];
|
|
|
|
extern uint8_t __ramfunc_start__[], __ramfunc_end__[];
|
|
|
|
extern uint8_t __noncacheable_init_start__[], __noncacheable_init_end__[];
|
|
|
|
|
|
|
|
/* bss section */
|
|
|
|
size = __bss_end__ - __bss_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__bss_start__ + i) = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* noncacheable bss section */
|
|
|
|
size = __noncacheable_bss_end__ - __noncacheable_bss_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__noncacheable_bss_start__ + i) = 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* data section LMA: etext */
|
|
|
|
size = __data_end__ - __data_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__data_start__ + i) = *(__etext + i);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* ramfunc section LMA: etext + data length */
|
|
|
|
size = __ramfunc_end__ - __ramfunc_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__ramfunc_start__ + i) = *(__etext + (__data_end__ - __data_start__) + i);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* noncacheable init section LMA: etext + data length + ramfunc legnth */
|
|
|
|
size = __noncacheable_init_end__ - __noncacheable_init_start__;
|
|
|
|
for (i = 0; i < size; i++) {
|
|
|
|
*(__noncacheable_init_start__ + i) = *(__etext + (__data_end__ - __data_start__) + (__ramfunc_end__ - __ramfunc_start__) + i);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
__attribute__((weak)) int main(void)
|
|
|
|
{
|
|
|
|
while (1) {
|
|
|
|
;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
__attribute__((weak)) void reset_handler(void)
|
|
|
|
{
|
|
|
|
l1c_dc_disable();
|
|
|
|
l1c_dc_invalidate_all();
|
|
|
|
|
|
|
|
/* Call platform specific hardware initialization */
|
|
|
|
system_init();
|
|
|
|
|
|
|
|
/* Entry function */
|
|
|
|
main();
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When compiling C++ code with static objects, the compiler inserts
|
|
|
|
* a call to __cxa_atexit() with __dso_handle as one of the arguments.
|
|
|
|
* The dummy versions of these symbols should be provided.
|
|
|
|
*/
|
2023-08-15 18:41:20 +08:00
|
|
|
__attribute__((weak)) void __cxa_atexit(void (*arg1)(void *), void *arg2, void *arg3)
|
2022-09-06 12:48:16 +08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2023-08-15 18:41:20 +08:00
|
|
|
#if !defined(__SEGGER_RTL_VERSION) || defined(__riscv_xandes)
|
|
|
|
void *__dso_handle = (void *) &__dso_handle;
|
2022-09-06 12:48:16 +08:00
|
|
|
#endif
|
|
|
|
|
|
|
|
__attribute__((weak)) void _init(void)
|
|
|
|
{
|
|
|
|
}
|