2018-07-15 02:02:38 +08:00
|
|
|
/*
|
|
|
|
* File : drv_pwm.c
|
|
|
|
* This file is part of RT-Thread RTOS
|
|
|
|
* COPYRIGHT (C) 2006 - 2018, RT-Thread Development Team
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2018-07-15 ZYH first version
|
|
|
|
*/
|
|
|
|
#include <rthw.h>
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include <rtdevice.h>
|
|
|
|
#include <board.h>
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#define MAX_PERIOD 65535
|
|
|
|
#define MIN_PERIOD 3
|
|
|
|
#define MIN_PULSE 2
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static rt_err_t drv_pwm_control(struct rt_device_pwm *device, int cmd, void *arg);
|
|
|
|
static struct rt_pwm_ops drv_ops =
|
|
|
|
{
|
2018-07-24 09:26:41 +08:00
|
|
|
drv_pwm_control
|
2018-07-15 02:02:38 +08:00
|
|
|
};
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static rt_err_t drv_pwm_enable(TIM_HandleTypeDef * htim, struct rt_pwm_configuration *configuration, rt_bool_t enable)
|
|
|
|
{
|
|
|
|
rt_uint32_t channel = 0x04 * configuration->channel;
|
|
|
|
if(!enable)
|
|
|
|
{
|
|
|
|
HAL_TIM_PWM_Stop(htim, channel);
|
|
|
|
}
|
|
|
|
HAL_TIM_PWM_Start(htim, channel);
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static rt_err_t drv_pwm_get(TIM_HandleTypeDef * htim, struct rt_pwm_configuration *configuration)
|
|
|
|
{
|
|
|
|
rt_uint32_t channel = 0x04 * configuration->channel;
|
|
|
|
rt_uint32_t tim_clock;
|
2018-07-24 09:26:41 +08:00
|
|
|
#if (RT_HSE_HCLK > 100000000UL)//100M
|
2018-07-15 02:02:38 +08:00
|
|
|
if(htim->Instance == TIM1 && htim->Instance == TIM8)
|
|
|
|
{
|
|
|
|
tim_clock = SystemCoreClock;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
tim_clock = SystemCoreClock/2;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
tim_clock = SystemCoreClock;
|
|
|
|
#endif
|
|
|
|
if(__HAL_TIM_GET_CLOCKDIVISION(htim) == TIM_CLOCKDIVISION_DIV2)
|
|
|
|
{
|
|
|
|
tim_clock = tim_clock / 2;
|
|
|
|
}
|
|
|
|
else if(__HAL_TIM_GET_CLOCKDIVISION(htim) == TIM_CLOCKDIVISION_DIV4)
|
|
|
|
{
|
|
|
|
tim_clock = tim_clock / 4;
|
|
|
|
}
|
|
|
|
tim_clock /= 1000000UL;
|
|
|
|
configuration->period = (__HAL_TIM_GET_AUTORELOAD(htim) + 1) * (htim->Instance->PSC + 1) * 1000UL / tim_clock;
|
|
|
|
configuration->pulse = (__HAL_TIM_GET_COMPARE(htim, channel) + 1) * (htim->Instance->PSC + 1) * 1000UL / tim_clock;
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static rt_err_t drv_pwm_set(TIM_HandleTypeDef * htim, struct rt_pwm_configuration *configuration)
|
|
|
|
{
|
|
|
|
rt_uint32_t period, pulse;
|
|
|
|
rt_uint32_t tim_clock, psc;
|
|
|
|
rt_uint32_t channel = 0x04 * configuration->channel;
|
|
|
|
#if (RT_HSE_HCLK > 100000000UL)//100M
|
|
|
|
if(htim->Instance == TIM1 && htim->Instance == TIM8)
|
|
|
|
{
|
|
|
|
tim_clock = SystemCoreClock;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
tim_clock = SystemCoreClock/2;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
tim_clock = SystemCoreClock;
|
|
|
|
#endif
|
|
|
|
tim_clock /= 1000000UL;
|
|
|
|
period = (unsigned long long)configuration->period * tim_clock / 1000ULL ;
|
|
|
|
psc = period / MAX_PERIOD + 1;
|
|
|
|
period = period / psc;
|
|
|
|
__HAL_TIM_SET_PRESCALER(htim, psc - 1);
|
|
|
|
if(period < MIN_PERIOD)
|
|
|
|
{
|
|
|
|
period = MIN_PERIOD;
|
|
|
|
}
|
|
|
|
__HAL_TIM_SET_AUTORELOAD(htim, period - 1);
|
|
|
|
pulse = configuration->pulse * tim_clock / psc / 1000UL;
|
|
|
|
if(pulse < MIN_PULSE)
|
|
|
|
{
|
|
|
|
pulse = MIN_PULSE;
|
|
|
|
}
|
|
|
|
else if(pulse > period)
|
|
|
|
{
|
|
|
|
pulse = period;
|
|
|
|
}
|
|
|
|
__HAL_TIM_SET_COMPARE(htim, channel, pulse - 1 );
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static rt_err_t drv_pwm_control(struct rt_device_pwm *device, int cmd, void *arg)
|
|
|
|
{
|
|
|
|
struct rt_pwm_configuration * configuration = (struct rt_pwm_configuration *)arg;
|
|
|
|
TIM_HandleTypeDef * htim = (TIM_HandleTypeDef *)device->parent.user_data;
|
|
|
|
|
|
|
|
switch(cmd)
|
|
|
|
{
|
|
|
|
case PWM_CMD_ENABLE:
|
|
|
|
return drv_pwm_enable(htim, configuration, RT_TRUE);
|
|
|
|
case PWM_CMD_DISABLE:
|
|
|
|
return drv_pwm_enable(htim, configuration, RT_FALSE);
|
|
|
|
case PWM_CMD_SET:
|
|
|
|
return drv_pwm_set(htim, configuration);
|
|
|
|
case PWM_CMD_GET:
|
|
|
|
return drv_pwm_get(htim, configuration);
|
|
|
|
default:
|
|
|
|
return RT_EINVAL;
|
|
|
|
}
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
static void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle);
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM1
|
|
|
|
TIM_HandleTypeDef htim1;
|
|
|
|
#endif
|
|
|
|
#ifdef BSP_USING_PWM2
|
|
|
|
TIM_HandleTypeDef htim2;
|
|
|
|
#endif
|
|
|
|
#ifdef BSP_USING_PWM3
|
|
|
|
TIM_HandleTypeDef htim3;
|
|
|
|
#endif
|
|
|
|
#ifdef BSP_USING_PWM4
|
|
|
|
TIM_HandleTypeDef htim4;
|
|
|
|
#endif
|
|
|
|
#ifdef BSP_USING_PWM5
|
|
|
|
TIM_HandleTypeDef htim5;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef BSP_USING_PWM1
|
|
|
|
static void MX_TIM1_Init(void)
|
|
|
|
{
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
|
TIM_OC_InitTypeDef sConfigOC;
|
|
|
|
TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;
|
|
|
|
|
|
|
|
htim1.Instance = TIM1;
|
|
|
|
htim1.Init.Prescaler = 0;
|
|
|
|
htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim1.Init.Period = 0;
|
|
|
|
htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
htim1.Init.RepetitionCounter = 0;
|
|
|
|
if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
|
|
|
sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
|
|
|
|
sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM1_CH1
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM1_CH1 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM1_CH2
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM1_CH2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM1_CH3
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM1_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM1_CH4
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM1_CH4 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
|
|
|
|
sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
|
|
|
|
sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
|
|
|
|
sBreakDeadTimeConfig.DeadTime = 0;
|
|
|
|
sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
|
|
|
|
sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
|
|
|
|
sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
HAL_TIM_MspPostInit(&htim1);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM1 */
|
2018-07-15 02:02:38 +08:00
|
|
|
|
|
|
|
#ifdef BSP_USING_PWM2
|
|
|
|
static void MX_TIM2_Init(void)
|
|
|
|
{
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
|
TIM_OC_InitTypeDef sConfigOC;
|
|
|
|
|
|
|
|
htim2.Instance = TIM2;
|
|
|
|
htim2.Init.Prescaler = 0;
|
|
|
|
htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim2.Init.Period = 0;
|
|
|
|
htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM2_CH1
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM2_CH1 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM2_CH2
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM2_CH2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM2_CH3
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM2_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM2_CH4
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM2_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
HAL_TIM_MspPostInit(&htim2);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM3
|
|
|
|
void MX_TIM3_Init(void)
|
|
|
|
{
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
|
TIM_OC_InitTypeDef sConfigOC;
|
|
|
|
|
|
|
|
htim3.Instance = TIM3;
|
|
|
|
htim3.Init.Prescaler = 0;
|
|
|
|
htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim3.Init.Period = 0;
|
|
|
|
htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
|
|
|
#ifdef BSP_USING_PWM3_CH1
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM3_CH1 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM3_CH2
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM3_CH2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM3_CH3
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM3_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM3_CH4
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM3_CH4 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
HAL_TIM_MspPostInit(&htim3);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM4
|
|
|
|
void MX_TIM4_Init(void)
|
|
|
|
{
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
|
TIM_OC_InitTypeDef sConfigOC;
|
|
|
|
|
|
|
|
htim4.Instance = TIM4;
|
|
|
|
htim4.Init.Prescaler = 0;
|
|
|
|
htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim4.Init.Period = 0;
|
|
|
|
htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
|
|
|
#ifdef BSP_USING_PWM4_CH1
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM4_CH1 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM4_CH2
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM4_CH2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM4_CH3
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM4_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM4_CH4
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM4_CH4 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
HAL_TIM_MspPostInit(&htim4);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM4 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM5
|
|
|
|
void MX_TIM5_Init(void)
|
|
|
|
{
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig;
|
|
|
|
TIM_OC_InitTypeDef sConfigOC;
|
|
|
|
|
|
|
|
htim5.Instance = TIM5;
|
|
|
|
htim5.Init.Prescaler = 0;
|
|
|
|
htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
|
|
|
|
htim5.Init.Period = 0;
|
|
|
|
htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
|
|
|
if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
|
|
|
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
|
|
|
#ifdef BSP_USING_PWM5_CH1
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM5_CH1 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM5_CH2
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM5_CH2 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM5_CH3
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
|
|
|
|
{
|
|
|
|
RT_ASSERT(0);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM5_CH3 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
HAL_TIM_MspPostInit(&htim5);
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
#endif /* BSP_USING_PWM5 */
|
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
|
|
|
|
{
|
|
|
|
if(tim_pwmHandle->Instance==TIM1)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM1_CLK_ENABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM2)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM2_CLK_ENABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM3)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM3_CLK_ENABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM4)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM4_CLK_ENABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM5)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM5_CLK_ENABLE();
|
|
|
|
}
|
|
|
|
}
|
2018-07-24 09:26:41 +08:00
|
|
|
|
|
|
|
static void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
|
2018-07-15 02:02:38 +08:00
|
|
|
{
|
|
|
|
GPIO_InitTypeDef GPIO_InitStruct;
|
|
|
|
if(timHandle->Instance==TIM1)
|
|
|
|
{
|
|
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
|
|
|
/**TIM1 GPIO Configuration
|
|
|
|
PA8 ------> TIM1_CH1
|
|
|
|
PA9 ------> TIM1_CH2
|
|
|
|
PA10 ------> TIM1_CH3
|
|
|
|
PA11 ------> TIM1_CH4
|
|
|
|
*/
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
|
|
|
|
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
|
|
|
|
}
|
|
|
|
else if(timHandle->Instance==TIM2)
|
|
|
|
{
|
|
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
|
|
|
__HAL_RCC_GPIOB_CLK_ENABLE();
|
|
|
|
/**TIM2 GPIO Configuration
|
|
|
|
PA3 ------> TIM2_CH4
|
|
|
|
PA5 ------> TIM2_CH1
|
|
|
|
PB10 ------> TIM2_CH3
|
|
|
|
PB3 ------> TIM2_CH2
|
|
|
|
*/
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
|
|
|
|
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
|
|
|
|
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
|
|
|
|
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
|
|
|
|
}
|
|
|
|
else if(timHandle->Instance==TIM3)
|
|
|
|
{
|
|
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
|
|
|
__HAL_RCC_GPIOB_CLK_ENABLE();
|
|
|
|
/**TIM3 GPIO Configuration
|
|
|
|
PA6 ------> TIM3_CH1
|
|
|
|
PA7 ------> TIM3_CH2
|
|
|
|
PB0 ------> TIM3_CH3
|
|
|
|
PB1 ------> TIM3_CH4
|
|
|
|
*/
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
|
|
|
|
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
|
|
|
|
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
|
|
|
|
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
|
|
|
|
}
|
|
|
|
else if(timHandle->Instance==TIM4)
|
|
|
|
{
|
|
|
|
__HAL_RCC_GPIOB_CLK_ENABLE();
|
|
|
|
/**TIM4 GPIO Configuration
|
|
|
|
PB6 ------> TIM4_CH1
|
|
|
|
PB7 ------> TIM4_CH2
|
|
|
|
PB8 ------> TIM4_CH3
|
|
|
|
PB9 ------> TIM4_CH4
|
|
|
|
*/
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
|
|
|
|
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
|
|
|
|
}
|
|
|
|
else if(timHandle->Instance==TIM5)
|
|
|
|
{
|
|
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
|
|
|
/**TIM5 GPIO Configuration
|
|
|
|
PA0-WKUP ------> TIM5_CH1
|
|
|
|
PA1 ------> TIM5_CH2
|
|
|
|
PA2 ------> TIM5_CH3
|
|
|
|
*/
|
|
|
|
GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
|
|
|
|
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
|
|
|
|
GPIO_InitStruct.Pull = GPIO_NOPULL;
|
|
|
|
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
|
|
|
|
GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
|
|
|
|
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
|
|
|
|
{
|
|
|
|
if(tim_pwmHandle->Instance==TIM1)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM1_CLK_DISABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM2)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM2_CLK_DISABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM3)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM3_CLK_DISABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM4)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM4_CLK_DISABLE();
|
|
|
|
}
|
|
|
|
else if(tim_pwmHandle->Instance==TIM5)
|
|
|
|
{
|
|
|
|
__HAL_RCC_TIM5_CLK_DISABLE();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
int drv_pwm_init(void)
|
|
|
|
{
|
|
|
|
#ifdef BSP_USING_PWM1
|
|
|
|
MX_TIM1_Init();
|
|
|
|
rt_device_pwm_register(rt_calloc(1,sizeof(struct rt_device_pwm)), "pwm1", &drv_ops, &htim1);
|
|
|
|
#endif
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM2
|
|
|
|
MX_TIM2_Init();
|
|
|
|
rt_device_pwm_register(rt_calloc(1,sizeof(struct rt_device_pwm)), "pwm2", &drv_ops, &htim2);
|
|
|
|
#endif
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM3
|
|
|
|
MX_TIM3_Init();
|
|
|
|
rt_device_pwm_register(rt_calloc(1,sizeof(struct rt_device_pwm)), "pwm3", &drv_ops, &htim3);
|
|
|
|
#endif
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM4
|
|
|
|
MX_TIM4_Init();
|
|
|
|
rt_device_pwm_register(rt_calloc(1,sizeof(struct rt_device_pwm)), "pwm4", &drv_ops, &htim4);
|
|
|
|
#endif
|
2018-07-24 09:26:41 +08:00
|
|
|
|
2018-07-15 02:02:38 +08:00
|
|
|
#ifdef BSP_USING_PWM5
|
|
|
|
MX_TIM5_Init();
|
|
|
|
rt_device_pwm_register(rt_calloc(1,sizeof(struct rt_device_pwm)), "pwm5", &drv_ops, &htim5);
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
INIT_DEVICE_EXPORT(drv_pwm_init);
|