2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN Header */
|
|
|
|
/**
|
|
|
|
******************************************************************************
|
|
|
|
* @file : main.c
|
|
|
|
* @brief : Main program body
|
|
|
|
******************************************************************************
|
|
|
|
** This notice applies to any and all portions of this file
|
|
|
|
* that are not between comment pairs USER CODE BEGIN and
|
|
|
|
* USER CODE END. Other portions of this file, whether
|
|
|
|
* inserted by the user or by software development tools
|
|
|
|
* are owned by their respective copyright owners.
|
|
|
|
*
|
|
|
|
* COPYRIGHT(c) 2018 STMicroelectronics
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
|
|
* are permitted provided that the following conditions are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
******************************************************************************
|
|
|
|
*/
|
|
|
|
/* USER CODE END Header */
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
|
|
#include "main.h"
|
|
|
|
|
|
|
|
/* Private includes ----------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN Includes */
|
|
|
|
|
|
|
|
/* USER CODE END Includes */
|
|
|
|
|
|
|
|
/* Private typedef -----------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN PTD */
|
|
|
|
|
|
|
|
/* USER CODE END PTD */
|
|
|
|
|
|
|
|
/* Private define ------------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN PD */
|
|
|
|
|
|
|
|
/* USER CODE END PD */
|
|
|
|
|
|
|
|
/* Private macro -------------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN PM */
|
|
|
|
|
|
|
|
/* USER CODE END PM */
|
|
|
|
|
|
|
|
/* Private variables ---------------------------------------------------------*/
|
2020-12-15 17:58:12 +08:00
|
|
|
DAC_HandleTypeDef hdac;
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
ETH_HandleTypeDef heth;
|
|
|
|
|
2018-12-10 09:48:01 +08:00
|
|
|
IWDG_HandleTypeDef hiwdg;
|
|
|
|
|
|
|
|
RTC_HandleTypeDef hrtc;
|
|
|
|
|
2018-12-17 10:44:30 +08:00
|
|
|
SD_HandleTypeDef hsd;
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
SPI_HandleTypeDef hspi1;
|
2018-12-17 10:44:30 +08:00
|
|
|
SPI_HandleTypeDef hspi2;
|
|
|
|
|
|
|
|
TIM_HandleTypeDef htim2;
|
2019-08-23 16:50:59 +08:00
|
|
|
TIM_HandleTypeDef htim4;
|
2018-12-17 10:44:30 +08:00
|
|
|
TIM_HandleTypeDef htim11;
|
|
|
|
TIM_HandleTypeDef htim13;
|
|
|
|
TIM_HandleTypeDef htim14;
|
2018-11-29 17:00:22 +08:00
|
|
|
|
|
|
|
UART_HandleTypeDef huart1;
|
|
|
|
UART_HandleTypeDef huart3;
|
|
|
|
|
2019-12-30 18:13:21 +08:00
|
|
|
PCD_HandleTypeDef hpcd_USB_OTG_FS;
|
2019-12-19 17:36:18 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
SRAM_HandleTypeDef hsram1;
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN PV */
|
|
|
|
/* Private variables ---------------------------------------------------------*/
|
|
|
|
|
|
|
|
/* USER CODE END PV */
|
|
|
|
|
|
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
|
|
void SystemClock_Config(void);
|
|
|
|
static void MX_GPIO_Init(void);
|
|
|
|
static void MX_USART1_UART_Init(void);
|
|
|
|
static void MX_SPI1_Init(void);
|
|
|
|
static void MX_ETH_Init(void);
|
|
|
|
static void MX_USART3_UART_Init(void);
|
2018-12-10 09:48:01 +08:00
|
|
|
static void MX_RTC_Init(void);
|
|
|
|
static void MX_IWDG_Init(void);
|
2018-12-17 10:44:30 +08:00
|
|
|
static void MX_TIM14_Init(void);
|
|
|
|
static void MX_TIM13_Init(void);
|
|
|
|
static void MX_TIM11_Init(void);
|
|
|
|
static void MX_SDIO_SD_Init(void);
|
|
|
|
static void MX_TIM2_Init(void);
|
|
|
|
static void MX_SPI2_Init(void);
|
2019-08-23 16:50:59 +08:00
|
|
|
static void MX_TIM4_Init(void);
|
2019-12-30 18:13:21 +08:00
|
|
|
static void MX_USB_OTG_FS_PCD_Init(void);
|
2020-12-15 17:58:12 +08:00
|
|
|
static void MX_FSMC_Init(void);
|
|
|
|
static void MX_DAC_Init(void);
|
2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN PFP */
|
|
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
|
|
|
|
|
|
/* USER CODE END PFP */
|
|
|
|
|
|
|
|
/* Private user code ---------------------------------------------------------*/
|
|
|
|
/* USER CODE BEGIN 0 */
|
|
|
|
|
|
|
|
/* USER CODE END 0 */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief The application entry point.
|
|
|
|
* @retval int
|
|
|
|
*/
|
|
|
|
int main(void)
|
|
|
|
{
|
|
|
|
/* USER CODE BEGIN 1 */
|
|
|
|
|
|
|
|
/* USER CODE END 1 */
|
|
|
|
|
|
|
|
/* MCU Configuration--------------------------------------------------------*/
|
|
|
|
|
|
|
|
/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
|
|
|
|
HAL_Init();
|
|
|
|
|
|
|
|
/* USER CODE BEGIN Init */
|
|
|
|
|
|
|
|
/* USER CODE END Init */
|
|
|
|
|
|
|
|
/* Configure the system clock */
|
|
|
|
SystemClock_Config();
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SysInit */
|
|
|
|
|
|
|
|
/* USER CODE END SysInit */
|
|
|
|
|
|
|
|
/* Initialize all configured peripherals */
|
|
|
|
MX_GPIO_Init();
|
|
|
|
MX_USART1_UART_Init();
|
|
|
|
MX_SPI1_Init();
|
|
|
|
MX_ETH_Init();
|
|
|
|
MX_USART3_UART_Init();
|
2018-12-10 09:48:01 +08:00
|
|
|
MX_RTC_Init();
|
|
|
|
MX_IWDG_Init();
|
2018-12-17 10:44:30 +08:00
|
|
|
MX_TIM14_Init();
|
|
|
|
MX_TIM13_Init();
|
|
|
|
MX_TIM11_Init();
|
|
|
|
MX_SDIO_SD_Init();
|
|
|
|
MX_TIM2_Init();
|
|
|
|
MX_SPI2_Init();
|
2019-08-23 16:50:59 +08:00
|
|
|
MX_TIM4_Init();
|
2019-12-30 18:13:21 +08:00
|
|
|
MX_USB_OTG_FS_PCD_Init();
|
2020-12-15 17:58:12 +08:00
|
|
|
MX_FSMC_Init();
|
|
|
|
MX_DAC_Init();
|
2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN 2 */
|
|
|
|
|
|
|
|
/* USER CODE END 2 */
|
|
|
|
|
|
|
|
/* Infinite loop */
|
|
|
|
/* USER CODE BEGIN WHILE */
|
|
|
|
while (1)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE END WHILE */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN 3 */
|
|
|
|
|
|
|
|
}
|
|
|
|
/* USER CODE END 3 */
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief System Clock Configuration
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void SystemClock_Config(void)
|
|
|
|
{
|
|
|
|
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
|
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
2018-12-10 09:48:01 +08:00
|
|
|
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
|
2018-11-29 17:00:22 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/** Configure the main internal regulator output voltage
|
2018-11-29 17:00:22 +08:00
|
|
|
*/
|
|
|
|
__HAL_RCC_PWR_CLK_ENABLE();
|
|
|
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
|
2020-12-15 17:58:12 +08:00
|
|
|
/** Initializes the RCC Oscillators according to the specified parameters
|
|
|
|
* in the RCC_OscInitTypeDef structure.
|
2018-11-29 17:00:22 +08:00
|
|
|
*/
|
2018-12-10 09:48:01 +08:00
|
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
|
|
|
|
|RCC_OSCILLATORTYPE_LSE;
|
2018-11-29 17:00:22 +08:00
|
|
|
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
2018-12-10 09:48:01 +08:00
|
|
|
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
|
|
|
|
RCC_OscInitStruct.LSIState = RCC_LSI_ON;
|
2018-11-29 17:00:22 +08:00
|
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
|
|
|
RCC_OscInitStruct.PLL.PLLM = 4;
|
|
|
|
RCC_OscInitStruct.PLL.PLLN = 168;
|
|
|
|
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
|
2018-12-17 10:44:30 +08:00
|
|
|
RCC_OscInitStruct.PLL.PLLQ = 7;
|
2018-11-29 17:00:22 +08:00
|
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
2020-12-15 17:58:12 +08:00
|
|
|
/** Initializes the CPU, AHB and APB buses clocks
|
2018-11-29 17:00:22 +08:00
|
|
|
*/
|
|
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
|
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
|
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
|
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
|
|
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
|
|
|
|
|
|
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
2018-12-10 09:48:01 +08:00
|
|
|
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
|
|
|
|
PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
|
|
|
|
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2020-12-15 17:58:12 +08:00
|
|
|
* @brief DAC Initialization Function
|
2018-12-10 09:48:01 +08:00
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
2020-12-15 17:58:12 +08:00
|
|
|
static void MX_DAC_Init(void)
|
2018-12-10 09:48:01 +08:00
|
|
|
{
|
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE BEGIN DAC_Init 0 */
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE END DAC_Init 0 */
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
DAC_ChannelConfTypeDef sConfig = {0};
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE BEGIN DAC_Init 1 */
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE END DAC_Init 1 */
|
|
|
|
/** DAC Initialization
|
|
|
|
*/
|
|
|
|
hdac.Instance = DAC;
|
|
|
|
if (HAL_DAC_Init(&hdac) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/** DAC channel OUT1 config
|
2018-12-10 09:48:01 +08:00
|
|
|
*/
|
2020-12-15 17:58:12 +08:00
|
|
|
sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
|
|
|
|
sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
|
|
|
|
if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
|
2018-12-10 09:48:01 +08:00
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
2020-12-15 17:58:12 +08:00
|
|
|
/** DAC channel OUT2 config
|
2018-12-10 09:48:01 +08:00
|
|
|
*/
|
2020-12-15 17:58:12 +08:00
|
|
|
if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
|
2018-12-10 09:48:01 +08:00
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE BEGIN DAC_Init 2 */
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* USER CODE END DAC_Init 2 */
|
2018-12-10 09:48:01 +08:00
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief ETH Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_ETH_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN ETH_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END ETH_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN ETH_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END ETH_Init 1 */
|
|
|
|
heth.Instance = ETH;
|
|
|
|
heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
|
|
|
|
heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
|
2019-12-30 18:13:21 +08:00
|
|
|
heth.Init.MACAddr[0] = 0x00;
|
|
|
|
heth.Init.MACAddr[1] = 0x80;
|
|
|
|
heth.Init.MACAddr[2] = 0xE1;
|
|
|
|
heth.Init.MACAddr[3] = 0x00;
|
|
|
|
heth.Init.MACAddr[4] = 0x00;
|
|
|
|
heth.Init.MACAddr[5] = 0x00;
|
2018-11-29 17:00:22 +08:00
|
|
|
heth.Init.RxMode = ETH_RXPOLLING_MODE;
|
|
|
|
heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
|
|
|
|
heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
|
|
|
|
|
|
|
|
/* USER CODE BEGIN MACADDRESS */
|
|
|
|
|
|
|
|
/* USER CODE END MACADDRESS */
|
|
|
|
|
|
|
|
if (HAL_ETH_Init(&heth) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN ETH_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END ETH_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-12-10 09:48:01 +08:00
|
|
|
/**
|
|
|
|
* @brief IWDG Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_IWDG_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN IWDG_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END IWDG_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN IWDG_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END IWDG_Init 1 */
|
|
|
|
hiwdg.Instance = IWDG;
|
|
|
|
hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
|
|
|
|
hiwdg.Init.Reload = 4095;
|
|
|
|
if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN IWDG_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END IWDG_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief RTC Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_RTC_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN RTC_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END RTC_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN RTC_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END RTC_Init 1 */
|
2020-12-15 17:58:12 +08:00
|
|
|
/** Initialize RTC Only
|
2018-12-10 09:48:01 +08:00
|
|
|
*/
|
|
|
|
hrtc.Instance = RTC;
|
|
|
|
hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
|
|
|
|
hrtc.Init.AsynchPrediv = 127;
|
|
|
|
hrtc.Init.SynchPrediv = 255;
|
|
|
|
hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
|
|
|
|
hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
|
|
|
|
hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
|
|
|
|
if (HAL_RTC_Init(&hrtc) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN RTC_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END RTC_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-12-17 10:44:30 +08:00
|
|
|
/**
|
|
|
|
* @brief SDIO Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_SDIO_SD_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SDIO_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END SDIO_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SDIO_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END SDIO_Init 1 */
|
|
|
|
hsd.Instance = SDIO;
|
|
|
|
hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
|
|
|
|
hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
|
|
|
|
hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
|
|
|
|
hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
|
|
|
|
hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
|
|
|
|
hsd.Init.ClockDiv = 0;
|
|
|
|
if (HAL_SD_Init(&hsd) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN SDIO_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END SDIO_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
/**
|
|
|
|
* @brief SPI1 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_SPI1_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SPI1_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI1_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SPI1_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI1_Init 1 */
|
|
|
|
/* SPI1 parameter configuration*/
|
|
|
|
hspi1.Instance = SPI1;
|
|
|
|
hspi1.Init.Mode = SPI_MODE_MASTER;
|
|
|
|
hspi1.Init.Direction = SPI_DIRECTION_2LINES;
|
|
|
|
hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
|
|
|
|
hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
|
|
|
|
hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
|
|
|
|
hspi1.Init.NSS = SPI_NSS_SOFT;
|
|
|
|
hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
|
|
|
|
hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
|
|
|
|
hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
|
|
|
|
hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
|
|
|
|
hspi1.Init.CRCPolynomial = 10;
|
|
|
|
if (HAL_SPI_Init(&hspi1) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN SPI1_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI1_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-12-17 10:44:30 +08:00
|
|
|
/**
|
|
|
|
* @brief SPI2 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_SPI2_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SPI2_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI2_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN SPI2_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI2_Init 1 */
|
|
|
|
/* SPI2 parameter configuration*/
|
|
|
|
hspi2.Instance = SPI2;
|
|
|
|
hspi2.Init.Mode = SPI_MODE_MASTER;
|
|
|
|
hspi2.Init.Direction = SPI_DIRECTION_2LINES;
|
|
|
|
hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
|
|
|
|
hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
|
|
|
|
hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
|
|
|
|
hspi2.Init.NSS = SPI_NSS_SOFT;
|
|
|
|
hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
|
|
|
|
hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
|
|
|
|
hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
|
|
|
|
hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
|
|
|
|
hspi2.Init.CRCPolynomial = 10;
|
|
|
|
if (HAL_SPI_Init(&hspi2) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN SPI2_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END SPI2_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief TIM2 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_TIM2_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM2_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 0 */
|
|
|
|
|
|
|
|
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig = {0};
|
|
|
|
TIM_OC_InitTypeDef sConfigOC = {0};
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM2_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 1 */
|
|
|
|
htim2.Instance = TIM2;
|
|
|
|
htim2.Init.Prescaler = 0;
|
|
|
|
htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2020-12-15 17:58:12 +08:00
|
|
|
htim2.Init.Period = 4294967295;
|
2018-12-17 10:44:30 +08:00
|
|
|
htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
2019-12-30 18:13:21 +08:00
|
|
|
htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
2018-12-17 10:44:30 +08:00
|
|
|
if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
|
|
|
|
if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sConfigOC.OCMode = TIM_OCMODE_PWM1;
|
|
|
|
sConfigOC.Pulse = 0;
|
|
|
|
sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
|
|
|
|
sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
|
|
|
|
if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM2_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM2_Init 2 */
|
|
|
|
HAL_TIM_MspPostInit(&htim2);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2019-08-23 16:50:59 +08:00
|
|
|
/**
|
|
|
|
* @brief TIM4 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_TIM4_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM4_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM4_Init 0 */
|
|
|
|
|
|
|
|
TIM_Encoder_InitTypeDef sConfig = {0};
|
|
|
|
TIM_MasterConfigTypeDef sMasterConfig = {0};
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM4_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM4_Init 1 */
|
|
|
|
htim4.Instance = TIM4;
|
|
|
|
htim4.Init.Prescaler = 0;
|
|
|
|
htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2020-12-15 17:58:12 +08:00
|
|
|
htim4.Init.Period = 65535;
|
2019-08-23 16:50:59 +08:00
|
|
|
htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
2019-12-30 18:13:21 +08:00
|
|
|
htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
2019-08-23 16:50:59 +08:00
|
|
|
sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
|
|
|
|
sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
|
|
|
|
sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
|
|
|
|
sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
|
|
|
|
sConfig.IC1Filter = 0;
|
|
|
|
sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
|
|
|
|
sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
|
|
|
|
sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
|
|
|
|
sConfig.IC2Filter = 0;
|
|
|
|
if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
|
|
|
|
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
|
|
|
|
if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM4_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM4_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-12-17 10:44:30 +08:00
|
|
|
/**
|
|
|
|
* @brief TIM11 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_TIM11_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM11_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM11_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM11_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM11_Init 1 */
|
|
|
|
htim11.Instance = TIM11;
|
|
|
|
htim11.Init.Prescaler = 0;
|
|
|
|
htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2020-12-15 17:58:12 +08:00
|
|
|
htim11.Init.Period = 65535;
|
2018-12-17 10:44:30 +08:00
|
|
|
htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
2019-12-30 18:13:21 +08:00
|
|
|
htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
2018-12-17 10:44:30 +08:00
|
|
|
if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM11_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM11_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief TIM13 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_TIM13_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM13_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM13_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM13_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM13_Init 1 */
|
|
|
|
htim13.Instance = TIM13;
|
|
|
|
htim13.Init.Prescaler = 0;
|
|
|
|
htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2020-12-15 17:58:12 +08:00
|
|
|
htim13.Init.Period = 65535;
|
2018-12-17 10:44:30 +08:00
|
|
|
htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
2019-12-30 18:13:21 +08:00
|
|
|
htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
2018-12-17 10:44:30 +08:00
|
|
|
if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM13_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM13_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief TIM14 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_TIM14_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM14_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM14_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN TIM14_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM14_Init 1 */
|
|
|
|
htim14.Instance = TIM14;
|
|
|
|
htim14.Init.Prescaler = 0;
|
|
|
|
htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
|
2020-12-15 17:58:12 +08:00
|
|
|
htim14.Init.Period = 65535;
|
2018-12-17 10:44:30 +08:00
|
|
|
htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
|
2019-12-30 18:13:21 +08:00
|
|
|
htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
|
2018-12-17 10:44:30 +08:00
|
|
|
if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN TIM14_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END TIM14_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
/**
|
|
|
|
* @brief USART1 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_USART1_UART_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USART1_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END USART1_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USART1_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END USART1_Init 1 */
|
|
|
|
huart1.Instance = USART1;
|
|
|
|
huart1.Init.BaudRate = 115200;
|
|
|
|
huart1.Init.WordLength = UART_WORDLENGTH_8B;
|
|
|
|
huart1.Init.StopBits = UART_STOPBITS_1;
|
|
|
|
huart1.Init.Parity = UART_PARITY_NONE;
|
|
|
|
huart1.Init.Mode = UART_MODE_TX_RX;
|
|
|
|
huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
|
|
|
|
huart1.Init.OverSampling = UART_OVERSAMPLING_16;
|
|
|
|
if (HAL_UART_Init(&huart1) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN USART1_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END USART1_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief USART3 Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_USART3_UART_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USART3_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END USART3_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USART3_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END USART3_Init 1 */
|
|
|
|
huart3.Instance = USART3;
|
|
|
|
huart3.Init.BaudRate = 115200;
|
|
|
|
huart3.Init.WordLength = UART_WORDLENGTH_8B;
|
|
|
|
huart3.Init.StopBits = UART_STOPBITS_1;
|
|
|
|
huart3.Init.Parity = UART_PARITY_NONE;
|
|
|
|
huart3.Init.Mode = UART_MODE_TX_RX;
|
|
|
|
huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
|
|
|
|
huart3.Init.OverSampling = UART_OVERSAMPLING_16;
|
|
|
|
if (HAL_UART_Init(&huart3) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN USART3_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END USART3_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2019-12-19 17:36:18 +08:00
|
|
|
/**
|
|
|
|
* @brief USB_OTG_FS Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
2019-12-30 18:13:21 +08:00
|
|
|
static void MX_USB_OTG_FS_PCD_Init(void)
|
2019-12-19 17:36:18 +08:00
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USB_OTG_FS_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END USB_OTG_FS_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE BEGIN USB_OTG_FS_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END USB_OTG_FS_Init 1 */
|
2019-12-30 18:13:21 +08:00
|
|
|
hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
|
|
|
|
hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
|
|
|
|
hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
|
|
|
|
hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
|
|
|
|
hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
|
|
|
|
hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
|
|
|
|
hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
|
|
|
|
hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
|
|
|
|
hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
|
|
|
|
hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
|
|
|
|
if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
|
2019-12-19 17:36:18 +08:00
|
|
|
{
|
|
|
|
Error_Handler();
|
|
|
|
}
|
|
|
|
/* USER CODE BEGIN USB_OTG_FS_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END USB_OTG_FS_Init 2 */
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
/**
|
|
|
|
* @brief GPIO Initialization Function
|
|
|
|
* @param None
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
static void MX_GPIO_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* GPIO Ports Clock Enable */
|
|
|
|
__HAL_RCC_GPIOC_CLK_ENABLE();
|
2020-12-15 17:58:12 +08:00
|
|
|
__HAL_RCC_GPIOF_CLK_ENABLE();
|
2018-11-29 17:00:22 +08:00
|
|
|
__HAL_RCC_GPIOH_CLK_ENABLE();
|
|
|
|
__HAL_RCC_GPIOA_CLK_ENABLE();
|
2020-12-15 17:58:12 +08:00
|
|
|
__HAL_RCC_GPIOG_CLK_ENABLE();
|
|
|
|
__HAL_RCC_GPIOE_CLK_ENABLE();
|
2018-11-29 17:00:22 +08:00
|
|
|
__HAL_RCC_GPIOB_CLK_ENABLE();
|
2018-12-17 10:44:30 +08:00
|
|
|
__HAL_RCC_GPIOD_CLK_ENABLE();
|
2018-11-29 17:00:22 +08:00
|
|
|
|
|
|
|
}
|
|
|
|
|
2020-12-15 17:58:12 +08:00
|
|
|
/* FSMC initialization function */
|
|
|
|
static void MX_FSMC_Init(void)
|
|
|
|
{
|
|
|
|
|
|
|
|
/* USER CODE BEGIN FSMC_Init 0 */
|
|
|
|
|
|
|
|
/* USER CODE END FSMC_Init 0 */
|
|
|
|
|
|
|
|
FSMC_NORSRAM_TimingTypeDef Timing = {0};
|
|
|
|
|
|
|
|
/* USER CODE BEGIN FSMC_Init 1 */
|
|
|
|
|
|
|
|
/* USER CODE END FSMC_Init 1 */
|
|
|
|
|
|
|
|
/** Perform the SRAM1 memory initialization sequence
|
|
|
|
*/
|
|
|
|
hsram1.Instance = FSMC_NORSRAM_DEVICE;
|
|
|
|
hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
|
|
|
|
/* hsram1.Init */
|
|
|
|
hsram1.Init.NSBank = FSMC_NORSRAM_BANK3;
|
|
|
|
hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
|
|
|
|
hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
|
|
|
|
hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
|
|
|
|
hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
|
|
|
|
hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
|
|
|
|
hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
|
|
|
|
hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
|
|
|
|
hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
|
|
|
|
hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
|
|
|
|
hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
|
|
|
|
hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
|
|
|
|
hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
|
|
|
|
hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
|
|
|
|
/* Timing */
|
|
|
|
Timing.AddressSetupTime = 15;
|
|
|
|
Timing.AddressHoldTime = 15;
|
|
|
|
Timing.DataSetupTime = 255;
|
|
|
|
Timing.BusTurnAroundDuration = 15;
|
|
|
|
Timing.CLKDivision = 16;
|
|
|
|
Timing.DataLatency = 17;
|
|
|
|
Timing.AccessMode = FSMC_ACCESS_MODE_A;
|
|
|
|
/* ExtTiming */
|
|
|
|
|
|
|
|
if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
|
|
|
|
{
|
|
|
|
Error_Handler( );
|
|
|
|
}
|
|
|
|
|
|
|
|
/* USER CODE BEGIN FSMC_Init 2 */
|
|
|
|
|
|
|
|
/* USER CODE END FSMC_Init 2 */
|
|
|
|
}
|
|
|
|
|
2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN 4 */
|
|
|
|
|
|
|
|
/* USER CODE END 4 */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief This function is executed in case of error occurrence.
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void Error_Handler(void)
|
|
|
|
{
|
|
|
|
/* USER CODE BEGIN Error_Handler_Debug */
|
|
|
|
/* User can add his own implementation to report the HAL error return state */
|
|
|
|
while(1)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
/* USER CODE END Error_Handler_Debug */
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef USE_FULL_ASSERT
|
|
|
|
/**
|
|
|
|
* @brief Reports the name of the source file and the source line number
|
|
|
|
* where the assert_param error has occurred.
|
|
|
|
* @param file: pointer to the source file name
|
|
|
|
* @param line: assert_param error line source number
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
void assert_failed(uint8_t *file, uint32_t line)
|
2020-12-15 17:58:12 +08:00
|
|
|
{
|
2018-11-29 17:00:22 +08:00
|
|
|
/* USER CODE BEGIN 6 */
|
|
|
|
/* User can add his own implementation to report the file name and line number,
|
|
|
|
tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
|
|
|
|
/* USER CODE END 6 */
|
|
|
|
}
|
|
|
|
#endif /* USE_FULL_ASSERT */
|
|
|
|
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|