2022-09-19 22:33:55 +08:00
|
|
|
/*
|
2023-02-09 12:01:20 +08:00
|
|
|
* Copyright (c) 2006-2023, RT-Thread Development Team
|
2022-09-19 22:33:55 +08:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2022-09-19 hg0720 the first version which add from wch
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <board.h>
|
|
|
|
#include "drv_soft_i2c.h"
|
|
|
|
|
2022-10-12 09:35:37 +08:00
|
|
|
#ifdef BSP_USING_SOFT_I2C
|
2022-09-19 22:33:55 +08:00
|
|
|
|
|
|
|
//#define DRV_DEBUG
|
|
|
|
#define LOG_TAG "drv.i2c"
|
|
|
|
#include <drv_log.h>
|
|
|
|
|
|
|
|
#if !defined(BSP_USING_I2C1) && !defined(BSP_USING_I2C2)
|
|
|
|
#error "Please define at least one BSP_USING_I2Cx"
|
|
|
|
/* this driver can be disabled at menuconfig -> RT-Thread Components -> Device Drivers */
|
|
|
|
#endif
|
|
|
|
|
|
|
|
static const struct ch32_soft_i2c_config soft_i2c_config[] =
|
|
|
|
{
|
|
|
|
#ifdef BSP_USING_I2C1
|
|
|
|
I2C1_BUS_CONFIG,
|
|
|
|
#endif
|
|
|
|
#ifdef BSP_USING_I2C2
|
|
|
|
I2C2_BUS_CONFIG,
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct ch32_i2c i2c_obj[sizeof(soft_i2c_config) / sizeof(soft_i2c_config[0])];
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function initializes the i2c pin.
|
|
|
|
*
|
|
|
|
* @param ch32 i2c dirver class.
|
|
|
|
*/
|
|
|
|
static void ch32_i2c_gpio_init(struct ch32_i2c *i2c)
|
|
|
|
{
|
|
|
|
struct ch32_soft_i2c_config* cfg = (struct ch32_soft_i2c_config*)i2c->ops.data;
|
|
|
|
|
|
|
|
rt_pin_mode(cfg->scl, PIN_MODE_OUTPUT_OD);
|
|
|
|
rt_pin_mode(cfg->sda, PIN_MODE_OUTPUT_OD);
|
|
|
|
|
|
|
|
rt_pin_write(cfg->scl, PIN_HIGH);
|
|
|
|
rt_pin_write(cfg->sda, PIN_HIGH);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function sets the sda pin.
|
|
|
|
*
|
|
|
|
* @param Ch32 config class.
|
|
|
|
* @param The sda pin state.
|
|
|
|
*/
|
|
|
|
static void ch32_set_sda(void *data, rt_int32_t state)
|
|
|
|
{
|
|
|
|
struct ch32_soft_i2c_config* cfg = (struct ch32_soft_i2c_config*)data;
|
|
|
|
if (state)
|
|
|
|
{
|
|
|
|
rt_pin_write(cfg->sda, PIN_HIGH);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
rt_pin_write(cfg->sda, PIN_LOW);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function sets the scl pin.
|
|
|
|
*
|
|
|
|
* @param Ch32 config class.
|
|
|
|
* @param The scl pin state.
|
|
|
|
*/
|
|
|
|
static void ch32_set_scl(void *data, rt_int32_t state)
|
|
|
|
{
|
|
|
|
struct ch32_soft_i2c_config* cfg = (struct ch32_soft_i2c_config*)data;
|
|
|
|
if (state)
|
|
|
|
{
|
|
|
|
rt_pin_write(cfg->scl, PIN_HIGH);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
rt_pin_write(cfg->scl, PIN_LOW);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function gets the sda pin state.
|
|
|
|
*
|
|
|
|
* @param The sda pin state.
|
|
|
|
*/
|
|
|
|
static rt_int32_t ch32_get_sda(void *data)
|
|
|
|
{
|
|
|
|
struct ch32_soft_i2c_config* cfg = (struct ch32_soft_i2c_config*)data;
|
|
|
|
return rt_pin_read(cfg->sda);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function gets the scl pin state.
|
|
|
|
*
|
|
|
|
* @param The scl pin state.
|
|
|
|
*/
|
|
|
|
static rt_int32_t ch32_get_scl(void *data)
|
|
|
|
{
|
|
|
|
struct ch32_soft_i2c_config* cfg = (struct ch32_soft_i2c_config*)data;
|
|
|
|
return rt_pin_read(cfg->scl);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The time delay function.
|
|
|
|
*
|
|
|
|
* @param microseconds.
|
|
|
|
*/
|
|
|
|
static void ch32_udelay(rt_uint32_t us)
|
|
|
|
{
|
|
|
|
rt_uint32_t ticks;
|
|
|
|
rt_uint32_t told, tnow, tcnt = 0;
|
|
|
|
rt_uint32_t reload = SysTick->CMP;
|
|
|
|
|
|
|
|
ticks = us * reload / (1000000 / RT_TICK_PER_SECOND);
|
|
|
|
told = SysTick->CNT;
|
|
|
|
while (1)
|
|
|
|
{
|
|
|
|
tnow = SysTick->CNT;
|
|
|
|
if (tnow != told)
|
|
|
|
{
|
|
|
|
if (tnow > told)
|
|
|
|
{
|
|
|
|
tcnt += tnow - told;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
tcnt += reload - told + tnow;
|
|
|
|
}
|
|
|
|
told = tnow;
|
|
|
|
if (tcnt >= ticks)
|
|
|
|
{
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct rt_i2c_bit_ops ch32_bit_ops_default =
|
|
|
|
{
|
|
|
|
.data = RT_NULL,
|
|
|
|
.set_sda = ch32_set_sda,
|
|
|
|
.set_scl = ch32_set_scl,
|
|
|
|
.get_sda = ch32_get_sda,
|
|
|
|
.get_scl = ch32_get_scl,
|
|
|
|
.udelay = ch32_udelay,
|
|
|
|
.delay_us = 1,
|
|
|
|
.timeout = 100
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
* if i2c is locked, this function will unlock it
|
|
|
|
*
|
|
|
|
* @param ch32 config class
|
|
|
|
*
|
|
|
|
* @return RT_EOK indicates successful unlock.
|
|
|
|
*/
|
|
|
|
static rt_err_t ch32_i2c_bus_unlock(const struct ch32_soft_i2c_config *cfg)
|
|
|
|
{
|
|
|
|
rt_int32_t i = 0;
|
|
|
|
|
|
|
|
if (PIN_LOW == rt_pin_read(cfg->sda))
|
|
|
|
{
|
|
|
|
while (i++ < 9)
|
|
|
|
{
|
|
|
|
rt_pin_write(cfg->scl, PIN_HIGH);
|
|
|
|
ch32_udelay(100);
|
|
|
|
rt_pin_write(cfg->scl, PIN_LOW);
|
|
|
|
ch32_udelay(100);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (PIN_LOW == rt_pin_read(cfg->sda))
|
|
|
|
{
|
|
|
|
return -RT_ERROR;
|
|
|
|
}
|
|
|
|
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* I2C initialization function */
|
|
|
|
int rt_hw_i2c_init(void)
|
|
|
|
{
|
|
|
|
rt_size_t obj_num = sizeof(i2c_obj) / sizeof(struct ch32_i2c);
|
|
|
|
rt_err_t result;
|
|
|
|
|
|
|
|
for (int i = 0; i < obj_num; i++)
|
|
|
|
{
|
|
|
|
i2c_obj[i].ops = ch32_bit_ops_default;
|
|
|
|
i2c_obj[i].ops.data = (void*)&soft_i2c_config[i];
|
2023-12-28 16:57:28 +08:00
|
|
|
i2c_obj[i].i2c_bus.priv = &i2c_obj[i].ops;
|
2022-09-19 22:33:55 +08:00
|
|
|
ch32_i2c_gpio_init(&i2c_obj[i]);
|
2023-12-28 16:57:28 +08:00
|
|
|
result = rt_i2c_bit_add_bus(&i2c_obj[i].i2c_bus, soft_i2c_config[i].bus_name);
|
2022-09-19 22:33:55 +08:00
|
|
|
RT_ASSERT(result == RT_EOK);
|
|
|
|
ch32_i2c_bus_unlock(&soft_i2c_config[i]);
|
|
|
|
LOG_D("software simulation %s init done, pin scl: %d, pin sda %d",
|
|
|
|
soft_i2c_config[i].bus_name,
|
|
|
|
soft_i2c_config[i].scl,
|
|
|
|
soft_i2c_config[i].sda);
|
|
|
|
}
|
|
|
|
|
|
|
|
return RT_EOK;
|
|
|
|
}
|
|
|
|
INIT_BOARD_EXPORT(rt_hw_i2c_init);
|
|
|
|
|
|
|
|
#endif /* RT_USING_I2C */
|