2017-11-01 13:30:17 +08:00
|
|
|
/*
|
2021-03-27 17:51:56 +08:00
|
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
2017-11-01 13:30:17 +08:00
|
|
|
*
|
2018-10-15 01:35:07 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2017-11-01 13:30:17 +08:00
|
|
|
*
|
|
|
|
* Change Logs:
|
|
|
|
* Date Author Notes
|
|
|
|
* 2013-07-20 Bernard first version
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <rtthread.h>
|
|
|
|
#include <rthw.h>
|
2019-04-26 10:50:48 +08:00
|
|
|
#include <board.h>
|
2022-12-03 12:07:44 +08:00
|
|
|
#include <backtrace.h>
|
2017-11-01 13:30:17 +08:00
|
|
|
|
2019-03-25 20:03:49 +08:00
|
|
|
#include "interrupt.h"
|
2017-11-01 13:30:17 +08:00
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_FINSH
|
2017-11-01 13:30:17 +08:00
|
|
|
extern long list_thread(void);
|
|
|
|
#endif
|
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_LWP
|
|
|
|
#include <lwp.h>
|
|
|
|
#include <lwp_arch.h>
|
2022-04-24 01:03:54 +08:00
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef LWP_USING_CORE_DUMP
|
|
|
|
#include <lwp_core_dump.h>
|
|
|
|
#endif
|
|
|
|
|
|
|
|
void sys_exit(int value);
|
|
|
|
void check_user_fault(struct rt_hw_exp_stack *regs, uint32_t pc_adj, char *info)
|
2022-04-24 01:03:54 +08:00
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
uint32_t mode = regs->cpsr;
|
|
|
|
|
|
|
|
if ((mode & 0x1f) == 0x10)
|
|
|
|
{
|
|
|
|
rt_kprintf("%s! pc = 0x%08x\n", info, regs->pc - pc_adj);
|
|
|
|
#ifdef LWP_USING_CORE_DUMP
|
|
|
|
lwp_core_dump(regs, pc_adj);
|
|
|
|
#endif
|
|
|
|
sys_exit(-1);
|
|
|
|
}
|
2022-04-24 01:03:54 +08:00
|
|
|
}
|
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
int check_user_stack(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
|
|
|
void* dfar = RT_NULL;
|
|
|
|
|
|
|
|
asm volatile ("MRC p15, 0, %0, c6, c0, 0":"=r"(dfar));
|
|
|
|
if (arch_expand_user_stack(dfar))
|
|
|
|
{
|
|
|
|
regs->pc -= 8;
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2017-11-01 13:30:17 +08:00
|
|
|
/**
|
|
|
|
* this function will show registers of CPU
|
|
|
|
*
|
|
|
|
* @param regs the registers point
|
|
|
|
*/
|
|
|
|
void rt_hw_show_register(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
|
|
|
rt_kprintf("Execption:\n");
|
|
|
|
rt_kprintf("r00:0x%08x r01:0x%08x r02:0x%08x r03:0x%08x\n", regs->r0, regs->r1, regs->r2, regs->r3);
|
|
|
|
rt_kprintf("r04:0x%08x r05:0x%08x r06:0x%08x r07:0x%08x\n", regs->r4, regs->r5, regs->r6, regs->r7);
|
|
|
|
rt_kprintf("r08:0x%08x r09:0x%08x r10:0x%08x\n", regs->r8, regs->r9, regs->r10);
|
|
|
|
rt_kprintf("fp :0x%08x ip :0x%08x\n", regs->fp, regs->ip);
|
|
|
|
rt_kprintf("sp :0x%08x lr :0x%08x pc :0x%08x\n", regs->sp, regs->lr, regs->pc);
|
|
|
|
rt_kprintf("cpsr:0x%08x\n", regs->cpsr);
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_USERSPACE
|
2022-04-24 01:03:54 +08:00
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
uint32_t v;
|
|
|
|
asm volatile ("MRC p15, 0, %0, c5, c0, 0":"=r"(v));
|
|
|
|
rt_kprintf("dfsr:0x%08x\n", v);
|
|
|
|
asm volatile ("MRC p15, 0, %0, c2, c0, 0":"=r"(v));
|
|
|
|
rt_kprintf("ttbr0:0x%08x\n", v);
|
|
|
|
asm volatile ("MRC p15, 0, %0, c6, c0, 0":"=r"(v));
|
|
|
|
rt_kprintf("dfar:0x%08x\n", v);
|
|
|
|
rt_kprintf("0x%08x -> 0x%08x\n", v, rt_hw_mmu_v2p(&mmu_info, (void *)v));
|
2022-04-24 01:03:54 +08:00
|
|
|
}
|
2022-12-03 12:07:44 +08:00
|
|
|
#endif
|
2021-07-05 14:43:33 +08:00
|
|
|
}
|
|
|
|
|
2017-11-01 13:30:17 +08:00
|
|
|
/**
|
|
|
|
* When comes across an instruction which it cannot handle,
|
|
|
|
* it takes the undefined instruction trap.
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_FPU
|
|
|
|
void set_fpexc(rt_uint32_t val);
|
|
|
|
#endif
|
2017-11-01 13:30:17 +08:00
|
|
|
void rt_hw_trap_undef(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
2019-05-29 08:26:08 +08:00
|
|
|
#ifdef RT_USING_FPU
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
uint32_t ins;
|
2019-05-29 08:26:08 +08:00
|
|
|
uint32_t addr;
|
|
|
|
|
|
|
|
if (regs->cpsr & (1 << 5))
|
|
|
|
{
|
|
|
|
/* thumb mode */
|
|
|
|
addr = regs->pc - 2;
|
2022-12-03 12:07:44 +08:00
|
|
|
ins = (uint32_t)*(uint16_t *)addr;
|
|
|
|
if ((ins & (3 << 11)) != 0)
|
|
|
|
{
|
|
|
|
/* 32 bit ins */
|
|
|
|
ins <<= 16;
|
|
|
|
ins += *(uint16_t *)(addr + 2);
|
|
|
|
}
|
2019-05-29 08:26:08 +08:00
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
addr = regs->pc - 4;
|
2022-12-03 12:07:44 +08:00
|
|
|
ins = *(uint32_t *)addr;
|
2019-05-29 08:26:08 +08:00
|
|
|
}
|
2022-12-03 12:07:44 +08:00
|
|
|
if ((ins & 0xe00) == 0xa00)
|
2019-05-29 08:26:08 +08:00
|
|
|
{
|
|
|
|
/* float ins */
|
2022-12-03 12:07:44 +08:00
|
|
|
set_fpexc(1U << 30);
|
2019-05-29 08:26:08 +08:00
|
|
|
regs->pc = addr;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_LWP
|
|
|
|
check_user_fault(regs, 4, "User undefined instruction");
|
2017-11-01 13:30:17 +08:00
|
|
|
#endif
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_unwind(regs, 4);
|
|
|
|
rt_kprintf("undefined instruction:\n");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
|
|
|
#endif
|
|
|
|
rt_hw_cpu_shutdown();
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* The software interrupt instruction (SWI) is used for entering
|
|
|
|
* Supervisor mode, usually to request a particular supervisor
|
|
|
|
* function.
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
|
|
|
void rt_hw_trap_swi(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_kprintf("software interrupt:\n");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
2017-11-01 13:30:17 +08:00
|
|
|
#endif
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_hw_cpu_shutdown();
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* An abort indicates that the current memory access cannot be completed,
|
|
|
|
* which occurs during an instruction prefetch.
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
|
|
|
void rt_hw_trap_pabt(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_LWP
|
|
|
|
if (dbg_check_event(regs, 4))
|
2021-07-05 14:43:33 +08:00
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
return;
|
2021-07-05 14:43:33 +08:00
|
|
|
}
|
2022-12-03 12:07:44 +08:00
|
|
|
check_user_fault(regs, 4, "User prefetch abort");
|
|
|
|
#endif
|
|
|
|
rt_unwind(regs, 4);
|
|
|
|
rt_kprintf("prefetch abort:\n");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
|
|
|
#endif
|
|
|
|
rt_hw_cpu_shutdown();
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* An abort indicates that the current memory access cannot be completed,
|
|
|
|
* which occurs during a data access.
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
|
|
|
void rt_hw_trap_dabt(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef RT_USING_LWP
|
|
|
|
if (dbg_check_event(regs, 8))
|
2021-07-05 14:43:33 +08:00
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
return;
|
2021-07-05 14:43:33 +08:00
|
|
|
}
|
2022-12-03 12:07:44 +08:00
|
|
|
if (check_user_stack(regs))
|
2021-07-05 14:43:33 +08:00
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
return;
|
2021-07-05 14:43:33 +08:00
|
|
|
}
|
2022-12-03 12:07:44 +08:00
|
|
|
check_user_fault(regs, 8, "User data abort");
|
|
|
|
#endif
|
|
|
|
rt_unwind(regs, 8);
|
|
|
|
rt_kprintf("data abort:");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
|
|
|
#endif
|
|
|
|
rt_hw_cpu_shutdown();
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Normally, system will never reach here
|
|
|
|
*
|
|
|
|
* @param regs system registers
|
|
|
|
*
|
|
|
|
* @note never invoke this function in application
|
|
|
|
*/
|
|
|
|
void rt_hw_trap_resv(struct rt_hw_exp_stack *regs)
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_kprintf("reserved trap:\n");
|
|
|
|
rt_hw_show_register(regs);
|
|
|
|
#ifdef RT_USING_FINSH
|
|
|
|
list_thread();
|
2017-11-01 13:30:17 +08:00
|
|
|
#endif
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_hw_cpu_shutdown();
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
void rt_hw_trap_irq(void)
|
|
|
|
{
|
2022-12-03 12:07:44 +08:00
|
|
|
#ifdef SOC_BCM283x
|
|
|
|
extern rt_uint8_t core_timer_flag;
|
2017-11-01 13:30:17 +08:00
|
|
|
void *param;
|
2022-12-03 12:07:44 +08:00
|
|
|
uint32_t irq;
|
2017-11-01 13:30:17 +08:00
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
2022-12-03 12:07:44 +08:00
|
|
|
uint32_t value = 0;
|
|
|
|
value = IRQ_PEND_BASIC & 0x3ff;
|
2017-11-01 13:30:17 +08:00
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
if(core_timer_flag != 0)
|
|
|
|
{
|
|
|
|
uint32_t cpu_id = rt_hw_cpu_id();
|
|
|
|
uint32_t int_source = CORE_IRQSOURCE(cpu_id);
|
|
|
|
if (int_source & 0x0f)
|
|
|
|
{
|
|
|
|
if (int_source & 0x08)
|
|
|
|
{
|
|
|
|
isr_func = isr_table[IRQ_ARM_TIMER].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[IRQ_ARM_TIMER].counter++;
|
|
|
|
#endif
|
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
param = isr_table[IRQ_ARM_TIMER].param;
|
|
|
|
isr_func(IRQ_ARM_TIMER, param);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2017-11-01 13:30:17 +08:00
|
|
|
|
2022-12-03 12:07:44 +08:00
|
|
|
/* local interrupt*/
|
|
|
|
if (value)
|
|
|
|
{
|
|
|
|
if (value & (1 << 8))
|
|
|
|
{
|
|
|
|
value = IRQ_PEND1;
|
|
|
|
irq = __rt_ffs(value) - 1;
|
|
|
|
}
|
|
|
|
else if (value & (1 << 9))
|
|
|
|
{
|
|
|
|
value = IRQ_PEND2;
|
|
|
|
irq = __rt_ffs(value) + 31;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
value &= 0x0f;
|
|
|
|
irq = __rt_ffs(value) + 63;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* get interrupt service routine */
|
|
|
|
isr_func = isr_table[irq].handler;
|
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
|
|
|
isr_table[irq].counter++;
|
|
|
|
#endif
|
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
/* Interrupt for myself. */
|
|
|
|
param = isr_table[irq].param;
|
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(irq, param);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
void *param;
|
|
|
|
int ir, ir_real;
|
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
|
|
|
|
|
|
|
ir = rt_hw_interrupt_get_irq();
|
|
|
|
|
|
|
|
ir_real = ir & 0x3ff;
|
2019-03-25 20:03:49 +08:00
|
|
|
if (ir == 1023)
|
2017-11-01 13:30:17 +08:00
|
|
|
{
|
2019-03-25 20:03:49 +08:00
|
|
|
/* Spurious interrupt */
|
|
|
|
return;
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
2019-03-25 20:03:49 +08:00
|
|
|
/* get interrupt service routine */
|
2022-12-03 12:07:44 +08:00
|
|
|
isr_func = isr_table[ir_real].handler;
|
2017-11-01 13:30:17 +08:00
|
|
|
#ifdef RT_USING_INTERRUPT_INFO
|
2022-12-03 12:07:44 +08:00
|
|
|
isr_table[ir_real].counter++;
|
2017-11-01 13:30:17 +08:00
|
|
|
#endif
|
2019-03-25 20:03:49 +08:00
|
|
|
if (isr_func)
|
|
|
|
{
|
|
|
|
/* Interrupt for myself. */
|
2022-12-03 12:07:44 +08:00
|
|
|
param = isr_table[ir_real].param;
|
2019-03-25 20:03:49 +08:00
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(ir, param);
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
2019-03-25 20:03:49 +08:00
|
|
|
|
|
|
|
/* end of interrupt */
|
2022-12-03 12:07:44 +08:00
|
|
|
rt_hw_interrupt_ack(ir);
|
|
|
|
#endif
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
void rt_hw_trap_fiq(void)
|
|
|
|
{
|
2019-03-25 20:03:49 +08:00
|
|
|
void *param;
|
|
|
|
int ir;
|
|
|
|
rt_isr_handler_t isr_func;
|
|
|
|
extern struct rt_irq_desc isr_table[];
|
|
|
|
|
|
|
|
ir = rt_hw_interrupt_get_irq();
|
|
|
|
|
|
|
|
/* get interrupt service routine */
|
|
|
|
isr_func = isr_table[ir].handler;
|
|
|
|
param = isr_table[ir].param;
|
|
|
|
|
|
|
|
/* turn to interrupt service routine */
|
|
|
|
isr_func(ir, param);
|
|
|
|
|
|
|
|
/* end of interrupt */
|
|
|
|
rt_hw_interrupt_ack(ir);
|
2017-11-01 13:30:17 +08:00
|
|
|
}
|
2019-03-25 20:03:49 +08:00
|
|
|
|