rt-thread/bsp/k210/driver/board.c

141 lines
3.1 KiB
C
Raw Normal View History

2018-12-18 21:01:03 +08:00
/*
* Copyright (c) 2006-2021, RT-Thread Development Team
2018-12-18 21:01:03 +08:00
*
* SPDX-License-Identifier: Apache-2.0
*
* Change Logs:
* Date Author Notes
*2021-06-10 xiaoyu implement rt_hw_us_delay()
2018-12-18 21:01:03 +08:00
*/
#include <rthw.h>
#include <rtthread.h>
#include "board.h"
#include "tick.h"
#include "drv_uart.h"
#include "encoding.h"
#include "fpioa.h"
#include "dmac.h"
#include "dmalock.h"
2018-12-18 21:01:03 +08:00
void init_bss(void)
{
unsigned int *dst;
dst = &__bss_start;
while (dst < &__bss_end)
{
*dst++ = 0;
}
}
2018-12-28 09:06:32 +08:00
void primary_cpu_entry(void)
2018-12-18 21:01:03 +08:00
{
extern void entry(void);
/* disable global interrupt */
2018-12-28 09:06:32 +08:00
init_bss();
2018-12-18 21:01:03 +08:00
rt_hw_interrupt_disable();
2018-12-28 09:06:32 +08:00
entry();
2018-12-18 21:01:03 +08:00
}
#include <clint.h>
#include <sysctl.h>
int freq(void)
{
rt_uint64_t value = 0;
value = sysctl_clock_get_freq(SYSCTL_CLOCK_PLL0);
rt_kprintf("PLL0: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_PLL1);
rt_kprintf("PLL1: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_PLL2);
rt_kprintf("PLL2: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_CPU);
rt_kprintf("CPU : %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_APB0);
rt_kprintf("APB0: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_APB1);
rt_kprintf("APB1: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_APB2);
rt_kprintf("APB2: %d\n", value);
value = sysctl_clock_get_freq(SYSCTL_CLOCK_HCLK);
rt_kprintf("HCLK: %d\n", value);
value = clint_get_time();
rt_kprintf("mtime: %d\n", value);
return 0;
}
MSH_CMD_EXPORT(freq, show freq info);
2018-12-28 09:06:32 +08:00
#ifdef RT_USING_SMP
extern int rt_hw_clint_ipi_enable(void);
#endif
2018-12-18 21:01:03 +08:00
void rt_hw_board_init(void)
{
2019-03-20 09:12:57 +08:00
sysctl_pll_set_freq(SYSCTL_PLL0, 800000000UL);
sysctl_pll_set_freq(SYSCTL_PLL1, 400000000UL);
sysctl_pll_set_freq(SYSCTL_PLL2, 45158400UL);
sysctl_clock_set_threshold(SYSCTL_THRESHOLD_APB1, 2);
2018-12-18 21:01:03 +08:00
/* Init FPIOA */
fpioa_init();
/* Dmac init */
dmac_init();
dmalock_init();
2018-12-18 21:01:03 +08:00
/* initalize interrupt */
rt_hw_interrupt_init();
/* initialize hardware interrupt */
rt_hw_uart_init();
2018-12-28 09:06:32 +08:00
2018-12-18 21:01:03 +08:00
rt_hw_tick_init();
2018-12-28 09:06:32 +08:00
#ifdef RT_USING_SMP
rt_hw_clint_ipi_enable();
#endif
#if defined(RT_USING_CONSOLE) && defined(RT_USING_DEVICE)
2018-12-18 21:01:03 +08:00
/* set console device */
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
#endif
2018-12-18 21:01:03 +08:00
#ifdef RT_USING_HEAP
rt_kprintf("heap: [0x%08x - 0x%08x]\n", (rt_ubase_t) RT_HW_HEAP_BEGIN, (rt_ubase_t) RT_HW_HEAP_END);
/* initialize memory system */
rt_system_heap_init(RT_HW_HEAP_BEGIN, RT_HW_HEAP_END);
#endif
#ifdef RT_USING_COMPONENTS_INIT
rt_components_board_init();
#endif
}
2019-03-21 15:30:04 +08:00
void rt_hw_cpu_reset(void)
{
sysctl->soft_reset.soft_reset = 1;
while(1);
}
MSH_CMD_EXPORT_ALIAS(rt_hw_cpu_reset, reboot, reset machine);
/**
* This function will delay for some us.
*
* @param us the delay time of us
*/
void rt_hw_us_delay(rt_uint32_t usec)
{
rt_uint32_t cycle = read_cycle();
rt_uint32_t nop_all = usec * sysctl_clock_get_freq(SYSCTL_CLOCK_CPU) / 1000000UL;
while (1)
{
if(read_cycle() - cycle >= nop_all)
break;
}
}