207 lines
9.2 KiB
C
207 lines
9.2 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2022-11-09 shelton first version
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DMA_CONFIG_H__
|
||
|
|
#define __DMA_CONFIG_H__
|
||
|
|
|
||
|
|
#include <rtthread.h>
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel1 */
|
||
|
|
#if defined(BSP_SPI1_RX_USING_DMA) && !defined(SPI1_RX_DMA_CHANNEL)
|
||
|
|
#define SPI1_RX_DMA_IRQHandler DMA1_Channel1_IRQHandler
|
||
|
|
#define SPI1_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI1_RX_DMA_CHANNEL DMA1_CHANNEL1
|
||
|
|
#define SPI1_RX_DMA_IRQ DMA1_Channel1_IRQn
|
||
|
|
#define SPI1_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL1
|
||
|
|
#define SPI1_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI1_RX
|
||
|
|
#elif defined(BSP_UART1_RX_USING_DMA) && !defined(UART1_RX_DMA_CHANNEL)
|
||
|
|
#define UART1_RX_DMA_IRQHandler DMA1_Channel1_IRQHandler
|
||
|
|
#define UART1_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART1_RX_DMA_CHANNEL DMA1_CHANNEL1
|
||
|
|
#define UART1_RX_DMA_IRQ DMA1_Channel1_IRQn
|
||
|
|
#define UART1_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL1
|
||
|
|
#define UART1_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART1_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel2 */
|
||
|
|
#if defined(BSP_SPI1_TX_USING_DMA) && !defined(SPI1_TX_DMA_CHANNEL)
|
||
|
|
#define SPI1_TX_DMA_IRQHandler DMA1_Channel2_IRQHandler
|
||
|
|
#define SPI1_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI1_TX_DMA_CHANNEL DMA1_CHANNEL2
|
||
|
|
#define SPI1_TX_DMA_IRQ DMA1_Channel2_IRQn
|
||
|
|
#define SPI1_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL2
|
||
|
|
#define SPI1_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI1_TX
|
||
|
|
#elif defined(BSP_UART1_TX_USING_DMA) && !defined(UART1_TX_DMA_CHANNEL)
|
||
|
|
#define UART1_TX_DMA_IRQHandler DMA1_Channel2_IRQHandler
|
||
|
|
#define UART1_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART1_TX_DMA_CHANNEL DMA1_CHANNEL2
|
||
|
|
#define UART1_TX_DMA_IRQ DMA1_Channel2_IRQn
|
||
|
|
#define UART1_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL2
|
||
|
|
#define UART1_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART1_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel3 */
|
||
|
|
#if defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_CHANNEL)
|
||
|
|
#define SPI2_RX_DMA_IRQHandler DMA1_Channel3_IRQHandler
|
||
|
|
#define SPI2_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI2_RX_DMA_CHANNEL DMA1_CHANNEL3
|
||
|
|
#define SPI2_RX_DMA_IRQ DMA1_Channel3_IRQn
|
||
|
|
#define SPI2_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL3
|
||
|
|
#define SPI2_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI2_RX
|
||
|
|
#elif defined(BSP_UART2_RX_USING_DMA) && !defined(UART2_RX_DMA_CHANNEL)
|
||
|
|
#define UART2_RX_DMA_IRQHandler DMA1_Channel3_IRQHandler
|
||
|
|
#define UART2_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART2_RX_DMA_CHANNEL DMA1_CHANNEL3
|
||
|
|
#define UART2_RX_DMA_IRQ DMA1_Channel3_IRQn
|
||
|
|
#define UART2_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL3
|
||
|
|
#define UART2_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART2_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel4 */
|
||
|
|
#if defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_CHANNEL)
|
||
|
|
#define SPI2_TX_DMA_IRQHandler DMA1_Channel4_IRQHandler
|
||
|
|
#define SPI2_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI2_TX_DMA_CHANNEL DMA1_CHANNEL4
|
||
|
|
#define SPI2_TX_DMA_IRQ DMA1_Channel4_IRQn
|
||
|
|
#define SPI2_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL4
|
||
|
|
#define SPI2_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI2_TX
|
||
|
|
#elif defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_CHANNEL)
|
||
|
|
#define UART2_TX_DMA_IRQHandler DMA1_Channel4_IRQHandler
|
||
|
|
#define UART2_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART2_TX_DMA_CHANNEL DMA1_CHANNEL4
|
||
|
|
#define UART2_TX_DMA_IRQ DMA1_Channel4_IRQn
|
||
|
|
#define UART2_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL4
|
||
|
|
#define UART2_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART2_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel5 */
|
||
|
|
#if defined(BSP_SPI3_RX_USING_DMA) && !defined(SPI3_RX_DMA_CHANNEL)
|
||
|
|
#define SPI3_RX_DMA_IRQHandler DMA1_Channel5_IRQHandler
|
||
|
|
#define SPI3_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI3_RX_DMA_CHANNEL DMA1_CHANNEL5
|
||
|
|
#define SPI3_RX_DMA_IRQ DMA1_Channel5_IRQn
|
||
|
|
#define SPI3_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL5
|
||
|
|
#define SPI3_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI3_RX
|
||
|
|
#elif defined(BSP_UART3_RX_USING_DMA) && !defined(UART3_RX_DMA_CHANNEL)
|
||
|
|
#define UART3_RX_DMA_IRQHandler DMA1_Channel5_IRQHandler
|
||
|
|
#define UART3_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART3_RX_DMA_CHANNEL DMA1_CHANNEL5
|
||
|
|
#define UART3_RX_DMA_IRQ DMA1_Channel5_IRQn
|
||
|
|
#define UART3_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL5
|
||
|
|
#define UART3_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART3_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel6 */
|
||
|
|
#if defined(BSP_SPI3_TX_USING_DMA) && !defined(SPI3_TX_DMA_CHANNEL)
|
||
|
|
#define SPI3_TX_DMA_IRQHandler DMA1_Channel6_IRQHandler
|
||
|
|
#define SPI3_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define SPI3_TX_DMA_CHANNEL DMA1_CHANNEL6
|
||
|
|
#define SPI3_TX_DMA_IRQ DMA1_Channel6_IRQn
|
||
|
|
#define SPI3_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL6
|
||
|
|
#define SPI3_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_SPI3_TX
|
||
|
|
#elif defined(BSP_UART3_TX_USING_DMA) && !defined(UART3_TX_DMA_CHANNEL)
|
||
|
|
#define UART3_TX_DMA_IRQHandler DMA1_Channel6_IRQHandler
|
||
|
|
#define UART3_TX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART3_TX_DMA_CHANNEL DMA1_CHANNEL6
|
||
|
|
#define UART3_TX_DMA_IRQ DMA1_Channel6_IRQn
|
||
|
|
#define UART3_TX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL6
|
||
|
|
#define UART3_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART3_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA1 channel7 */
|
||
|
|
#if defined(BSP_UART4_RX_USING_DMA) && !defined(UART4_RX_DMA_CHANNEL)
|
||
|
|
#define UART4_RX_DMA_IRQHandler DMA1_Channel7_IRQHandler
|
||
|
|
#define UART4_RX_DMA_CLOCK CRM_DMA1_PERIPH_CLOCK
|
||
|
|
#define UART4_RX_DMA_CHANNEL DMA1_CHANNEL7
|
||
|
|
#define UART4_RX_DMA_IRQ DMA1_Channel7_IRQn
|
||
|
|
#define UART4_RX_DMA_MUX_CHANNEL DMA1MUX_CHANNEL7
|
||
|
|
#define UART4_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART4_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel1 */
|
||
|
|
#if defined(BSP_UART4_TX_USING_DMA) && !defined(UART4_TX_DMA_CHANNEL)
|
||
|
|
#define UART4_TX_DMA_IRQHandler DMA2_Channel1_IRQHandler
|
||
|
|
#define UART4_TX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART4_TX_DMA_CHANNEL DMA2_CHANNEL1
|
||
|
|
#define UART4_TX_DMA_IRQ DMA2_Channel1_IRQn
|
||
|
|
#define UART4_TX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL1
|
||
|
|
#define UART4_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART4_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel2 */
|
||
|
|
#if defined(BSP_UART5_RX_USING_DMA) && !defined(UART5_RX_DMA_CHANNEL)
|
||
|
|
#define UART5_RX_DMA_IRQHandler DMA2_Channel2_IRQHandler
|
||
|
|
#define UART5_RX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART5_RX_DMA_CHANNEL DMA2_CHANNEL2
|
||
|
|
#define UART5_RX_DMA_IRQ DMA2_Channel2_IRQn
|
||
|
|
#define UART5_RX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL2
|
||
|
|
#define UART5_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART5_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel3 */
|
||
|
|
#if defined(BSP_UART5_TX_USING_DMA) && !defined(UART5_TX_DMA_CHANNEL)
|
||
|
|
#define UART5_TX_DMA_IRQHandler DMA2_Channel3_IRQHandler
|
||
|
|
#define UART5_TX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART5_TX_DMA_CHANNEL DMA2_CHANNEL3
|
||
|
|
#define UART5_TX_DMA_IRQ DMA2_Channel3_IRQn
|
||
|
|
#define UART5_TX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL3
|
||
|
|
#define UART5_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART5_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel4 */
|
||
|
|
#if defined(BSP_UART6_RX_USING_DMA) && !defined(UART6_RX_DMA_CHANNEL)
|
||
|
|
#define UART6_RX_DMA_IRQHandler DMA2_Channel4_IRQHandler
|
||
|
|
#define UART6_RX_DMA_CLOCK CRM_DMA4_PERIPH_CLOCK
|
||
|
|
#define UART6_RX_DMA_CHANNEL DMA2_CHANNEL4
|
||
|
|
#define UART6_RX_DMA_IRQ DMA2_Channel4_IRQn
|
||
|
|
#define UART6_RX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL4
|
||
|
|
#define UART6_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART6_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel5 */
|
||
|
|
#if defined(BSP_UART6_TX_USING_DMA) && !defined(UART6_TX_DMA_CHANNEL)
|
||
|
|
#define UART6_TX_DMA_IRQHandler DMA2_Channel5_IRQHandler
|
||
|
|
#define UART6_TX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART6_TX_DMA_CHANNEL DMA2_CHANNEL5
|
||
|
|
#define UART6_TX_DMA_IRQ DMA2_Channel5_IRQn
|
||
|
|
#define UART6_TX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL5
|
||
|
|
#define UART6_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART6_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel6 */
|
||
|
|
#if defined(BSP_UART7_RX_USING_DMA) && !defined(UART7_RX_DMA_CHANNEL)
|
||
|
|
#define UART7_RX_DMA_IRQHandler DMA2_Channel6_IRQHandler
|
||
|
|
#define UART7_RX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART7_RX_DMA_CHANNEL DMA2_CHANNEL6
|
||
|
|
#define UART7_RX_DMA_IRQ DMA2_Channel6_IRQn
|
||
|
|
#define UART7_RX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL6
|
||
|
|
#define UART7_RX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART7_RX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* DMA2 channel7 */
|
||
|
|
#if defined(BSP_UART7_TX_USING_DMA) && !defined(UART7_TX_DMA_CHANNEL)
|
||
|
|
#define UART7_TX_DMA_IRQHandler DMA2_Channel7_IRQHandler
|
||
|
|
#define UART7_TX_DMA_CLOCK CRM_DMA2_PERIPH_CLOCK
|
||
|
|
#define UART7_TX_DMA_CHANNEL DMA2_CHANNEL7
|
||
|
|
#define UART7_TX_DMA_IRQ DMA2_Channel7_IRQn
|
||
|
|
#define UART7_TX_DMA_MUX_CHANNEL DMA2MUX_CHANNEL7
|
||
|
|
#define UART7_TX_DMA_REQ_ID DMAMUX_DMAREQ_ID_USART7_TX
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* __DMA_CONFIG_H__ */
|