96 lines
2.6 KiB
C
96 lines
2.6 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2006-2018, RT-Thread Development Team
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*
|
||
|
|
* Change Logs:
|
||
|
|
* Date Author Notes
|
||
|
|
* 2018-11-06 balanceTWK first version
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "board.h"
|
||
|
|
|
||
|
|
void SystemClock_Config(void)
|
||
|
|
{
|
||
|
|
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
||
|
|
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
||
|
|
RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
|
||
|
|
|
||
|
|
/** Configure the main internal regulator output voltage
|
||
|
|
*/
|
||
|
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
|
||
|
|
/** Initializes the CPU, AHB and APB busses clocks
|
||
|
|
*/
|
||
|
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
|
||
|
|
RCC_OscInitStruct.LSEState = RCC_LSE_ON;
|
||
|
|
RCC_OscInitStruct.HSIState = RCC_HSI_ON;
|
||
|
|
RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
|
||
|
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
||
|
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
|
||
|
|
RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
|
||
|
|
RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
|
||
|
|
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
||
|
|
{
|
||
|
|
Error_Handler();
|
||
|
|
}
|
||
|
|
/** Initializes the CPU, AHB and APB busses clocks
|
||
|
|
*/
|
||
|
|
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
||
|
|
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
|
||
|
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
||
|
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
|
||
|
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
|
||
|
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
|
||
|
|
|
||
|
|
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
|
||
|
|
{
|
||
|
|
Error_Handler();
|
||
|
|
}
|
||
|
|
PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
|
||
|
|
PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
|
||
|
|
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
|
||
|
|
{
|
||
|
|
Error_Handler();
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef RT_USING_USB_DEVICE
|
||
|
|
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
|
||
|
|
{
|
||
|
|
if(pcdHandle->Instance==USB)
|
||
|
|
{
|
||
|
|
/* USER CODE BEGIN USB_MspInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END USB_MspInit 0 */
|
||
|
|
/* Peripheral clock enable */
|
||
|
|
__HAL_RCC_USB_CLK_ENABLE();
|
||
|
|
|
||
|
|
/* Peripheral interrupt init */
|
||
|
|
HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
|
||
|
|
HAL_NVIC_EnableIRQ(USB_LP_IRQn);
|
||
|
|
/* USER CODE BEGIN USB_MspInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END USB_MspInit 1 */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void HAL_PCD_MspDeInit(PCD_HandleTypeDef* pcdHandle)
|
||
|
|
{
|
||
|
|
if(pcdHandle->Instance==USB)
|
||
|
|
{
|
||
|
|
/* USER CODE BEGIN USB_MspDeInit 0 */
|
||
|
|
|
||
|
|
/* USER CODE END USB_MspDeInit 0 */
|
||
|
|
/* Peripheral clock disable */
|
||
|
|
__HAL_RCC_USB_CLK_DISABLE();
|
||
|
|
|
||
|
|
/* Peripheral interrupt Deinit*/
|
||
|
|
HAL_NVIC_DisableIRQ(USB_LP_IRQn);
|
||
|
|
|
||
|
|
/* USER CODE BEGIN USB_MspDeInit 1 */
|
||
|
|
|
||
|
|
/* USER CODE END USB_MspDeInit 1 */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
#endif
|