2033 lines
63 KiB
C
2033 lines
63 KiB
C
|
/**
|
||
|
*********************************************************************************
|
||
|
*
|
||
|
* @file ald_spi.c
|
||
|
* @brief SPI module driver.
|
||
|
* This file provides firmware functions to manage the following
|
||
|
* functionalities of SPI peripheral:
|
||
|
* + Initialization functions
|
||
|
* + IO operation functions
|
||
|
* + Peripheral Control functions
|
||
|
* + Peripheral State functions
|
||
|
*
|
||
|
* @version V1.0
|
||
|
* @date 23 Feb. 2023
|
||
|
* @author AE Team
|
||
|
* @note
|
||
|
* Change Logs:
|
||
|
* Date Author Notes
|
||
|
* 23 Feb. 2023 Lisq The first version
|
||
|
*
|
||
|
* Copyright (C) Shanghai Eastsoft Microelectronics Co. Ltd. All rights reserved.
|
||
|
*
|
||
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
*
|
||
|
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||
|
* not use this file except in compliance with the License.
|
||
|
* You may obtain a copy of the License at
|
||
|
*
|
||
|
* www.apache.org/licenses/LICENSE-2.0
|
||
|
*
|
||
|
* Unless required by applicable law or agreed to in writing, software
|
||
|
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
* See the License for the specific language governing permissions and
|
||
|
* limitations under the License.
|
||
|
**********************************************************************************
|
||
|
@verbatim
|
||
|
==============================================================================
|
||
|
##### How to use this driver #####
|
||
|
==============================================================================
|
||
|
[..]
|
||
|
The SPI driver can be used as follows:
|
||
|
|
||
|
(#) Declare a spi_handle_t structure, for example:
|
||
|
spi_handle_t hperh;
|
||
|
|
||
|
(#) Initialize the SPI low level resources:
|
||
|
(##) Enable the SPIx interface clock
|
||
|
(##) SPI pins configuration
|
||
|
(+++) Enable the clock for the SPI GPIOs
|
||
|
(+++) Configure these SPI pins as push-pull
|
||
|
(##) NVIC configuration if you need to use interrupt process
|
||
|
by implementing the ald_mcu_irq_config() API.
|
||
|
Invoked ald_spi_irq_handler() function in SPI-IRQ function
|
||
|
(##) DMA Configuration if you need to use DMA process
|
||
|
(+++) Define ALD_DMA in ald_conf.h
|
||
|
(+++) Enable the DMAx clock
|
||
|
|
||
|
(#) Program the Mode, Direction , Data size, Baudrate Prescaler, NSS
|
||
|
management, Clock polarity and phase, FirstBit and CRC configuration in the hspi Init structure.
|
||
|
|
||
|
(#) Initialize the SPI module by invoking the ald_spi_init() API.
|
||
|
|
||
|
[..]
|
||
|
Circular mode restriction:
|
||
|
(#) The DMA circular mode cannot be used when the SPI is configured in these modes:
|
||
|
(##) Master 2Lines RxOnly
|
||
|
(##) Master 1Line Rx
|
||
|
(#) When the SPI DMA Pause/Stop features are used, we must use the following APIs
|
||
|
the ald_spi_dma_pause()/ ald_spi_dma_stop().
|
||
|
|
||
|
* @endverbatim
|
||
|
*/
|
||
|
|
||
|
#include "ald_spi.h"
|
||
|
|
||
|
/** @addtogroup ES32VF2264_ALD
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI SPI
|
||
|
* @brief SPI module driver
|
||
|
* @{
|
||
|
*/
|
||
|
/** @addtogroup SPI_Private_Functions SPI Private Functions
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
static void __spi_send_by_it(ald_spi_handle_t *hperh);
|
||
|
static void __spi_recv_by_it(ald_spi_handle_t *hperh);
|
||
|
static void __spi_send_recv_by_it(ald_spi_handle_t *hperh, ald_spi_sr_status_t status);
|
||
|
|
||
|
static ald_status_t spi_wait_flag_irq(ald_spi_handle_t *hperh, ald_spi_flag_t flag, flag_status_t status, uint32_t timeout);
|
||
|
static void spi_dma_send_cplt(void *arg);
|
||
|
static void spi_dma_recv_cplt(void *arg);
|
||
|
static void spi_dma_send_recv_cplt(void *arg);
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions SPI Public Functions
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions_Group1 Initialization functions
|
||
|
* @brief Initialization and Configuration functions
|
||
|
*
|
||
|
* @verbatim
|
||
|
===============================================================================
|
||
|
##### Initialization and de-initialization functions #####
|
||
|
===============================================================================
|
||
|
[..] This subsection provides a set of functions allowing to initialize and
|
||
|
reset the SPIx peripheral:
|
||
|
|
||
|
(+) User must configure all related peripherals resources
|
||
|
(CLOCK, GPIO, DMA, NVIC).
|
||
|
|
||
|
(+) Call the function ald_spi_init() to configure the selected device with
|
||
|
the selected configuration:
|
||
|
(++) Mode
|
||
|
(++) Direction
|
||
|
(++) Data Size
|
||
|
(++) Clock Polarity and Phase
|
||
|
(++) NSS Management
|
||
|
(++) BaudRate Prescaler
|
||
|
(++) FirstBit
|
||
|
(++) TIMode
|
||
|
(++) CRC Calculation
|
||
|
(++) CRC Polynomial if CRC enabled
|
||
|
|
||
|
(+) Call the function ald_spi_reset() to reset the selected SPIx periperal.
|
||
|
|
||
|
@endverbatim
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief Reset the SPI peripheral.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure that contains
|
||
|
* the configuration information for the specified SPI module.
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_reset(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
ALD_SPI_DISABLE(hperh);
|
||
|
hperh->perh->CON1 = 0x0;
|
||
|
hperh->perh->CON2 = 0x0;
|
||
|
hperh->perh->CRCPOLY = 0x00000007;
|
||
|
|
||
|
ALD_SPI_RESET_HANDLE_STATE(hperh);
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Initializes the SPI mode according to the specified parameters in
|
||
|
* the SPI_init_t and create the associated handle.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure that contains
|
||
|
* the configuration information for the specified SPI module.
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_init(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
uint32_t tmp = 0;
|
||
|
|
||
|
if (hperh == NULL)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_MODE(hperh->init.mode));
|
||
|
assert_param(IS_SPI_DIRECTION(hperh->init.dir));
|
||
|
assert_param(IS_SPI_BAUD(hperh->init.baud));
|
||
|
assert_param(IS_SPI_FIRBIT(hperh->init.first_bit));
|
||
|
assert_param(IS_FUNC_STATE(hperh->init.ss_en));
|
||
|
assert_param(IS_FUNC_STATE(hperh->init.crc_calc));
|
||
|
assert_param(IS_SPI_DATASIZE(hperh->init.data_size));
|
||
|
assert_param(IS_SPI_CPHA(hperh->init.phase));
|
||
|
assert_param(IS_SPI_CPOL(hperh->init.polarity));
|
||
|
assert_param(IS_SPI_FRAME(hperh->init.frame));
|
||
|
|
||
|
ald_spi_reset(hperh);
|
||
|
tmp = hperh->perh->CON1;
|
||
|
|
||
|
if (hperh->init.mode == ALD_SPI_MODE_MASTER)
|
||
|
tmp |= 1 << SPI_CON1_SSOUT_POS;
|
||
|
|
||
|
tmp |= ((hperh->init.phase << SPI_CON1_CPHA_POS) | (hperh->init.polarity << SPI_CON1_CPOL_POS) |
|
||
|
(hperh->init.baud << SPI_CON1_BAUD_POSS) | (hperh->init.data_size << SPI_CON1_FLEN_POS) |
|
||
|
(hperh->init.mode << SPI_CON1_MSTREN_POS) | (hperh->init.ss_en << SPI_CON1_SSEN_POS) |
|
||
|
(hperh->init.first_bit << SPI_CON1_LSBFST_POS));
|
||
|
|
||
|
hperh->perh->CON1 = tmp;
|
||
|
|
||
|
MODIFY_REG(hperh->perh->CON2, SPI_CON2_FRF_MSK, hperh->init.frame << SPI_CON2_FRF_POS);
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_2LINES) {
|
||
|
CLEAR_BIT(hperh->perh->CON1, SPI_CON1_BIDEN_MSK);
|
||
|
CLEAR_BIT(hperh->perh->CON1, SPI_CON1_RXO_MSK);
|
||
|
}
|
||
|
else if (hperh->init.dir == ALD_SPI_DIRECTION_2LINES_RXONLY) {
|
||
|
CLEAR_BIT(hperh->perh->CON1, SPI_CON1_BIDEN_MSK);
|
||
|
SET_BIT(hperh->perh->CON1, SPI_CON1_RXO_MSK);
|
||
|
}
|
||
|
else if (hperh->init.dir == ALD_SPI_DIRECTION_1LINE_RX) {
|
||
|
SET_BIT(hperh->perh->CON1, SPI_CON1_BIDEN_MSK);
|
||
|
CLEAR_BIT(hperh->perh->CON1, SPI_CON1_BIDOEN_MSK);
|
||
|
}
|
||
|
else {
|
||
|
SET_BIT(hperh->perh->CON1, SPI_CON1_BIDEN_MSK);
|
||
|
SET_BIT(hperh->perh->CON1, SPI_CON1_BIDOEN_MSK);
|
||
|
}
|
||
|
|
||
|
/* configure CRC */
|
||
|
hperh->perh->CON1 |= (hperh->init.crc_calc << SPI_CON1_CRCEN_POS);
|
||
|
hperh->perh->CRCPOLY = hperh->init.crc_poly;
|
||
|
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
ALD_SPI_ENABLE(hperh);
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Config the fifo threshold
|
||
|
* @param hperh: Pointer to a spi_handle_t structure that contains
|
||
|
* the configuration information for the specified SPI module.
|
||
|
* @param threshold: The threshold value of fifo.
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t spi_fifo_threshold_config(ald_spi_handle_t *hperh, uint8_t threshold)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
MODIFY_REG(hperh->perh->CON2, SPI_CON2_RXFTH_MSK, threshold << SPI_CON2_RXFTH_POSS);
|
||
|
MODIFY_REG(hperh->perh->CON2, SPI_CON2_TXFTH_MSK, threshold << SPI_CON2_TXFTH_POSS);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions_Group2 IO fast functions
|
||
|
* @brief SPI Transmit and Receive functions
|
||
|
*
|
||
|
* @verbatim
|
||
|
==============================================================================
|
||
|
##### IO fast functions #####
|
||
|
===============================================================================
|
||
|
This subsection provides a set of functions allowing to manage the SPI
|
||
|
data transfers fast.
|
||
|
|
||
|
* @endverbatim
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit one byte fast in blocking mode.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param data: Data to be sent
|
||
|
* @retval status:
|
||
|
* - 0 Success
|
||
|
* - -1 Failed
|
||
|
*/
|
||
|
int32_t ald_spi_send_byte_fast(ald_spi_handle_t *hperh, uint8_t data)
|
||
|
{
|
||
|
uint16_t cnt = 5000, temp;
|
||
|
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = data;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_TXE_MSK) == 0) && (--cnt));
|
||
|
|
||
|
cnt = 5000;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) && (--cnt));
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
|
||
|
return cnt == 0 ? -1 : 0;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit one byte fast in blocking mode(1line).
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param data: Data to be sent
|
||
|
* @retval status:
|
||
|
* - 0 Success
|
||
|
* - -1 Failed
|
||
|
*/
|
||
|
int32_t ald_spi_send_byte_fast_1line(ald_spi_handle_t *hperh, uint8_t data)
|
||
|
{
|
||
|
uint16_t cnt = 5000;
|
||
|
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = data;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_TXE_MSK) == 0) && (--cnt));
|
||
|
|
||
|
return cnt == 0 ? -1 : 0;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive one byte fast in blocking mode.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param status: Status, success[0]/failed[-1]
|
||
|
* @retval Data.
|
||
|
*/
|
||
|
uint8_t ald_spi_recv_byte_fast(ald_spi_handle_t *hperh, int *status)
|
||
|
{
|
||
|
uint16_t cnt = 5000;
|
||
|
|
||
|
if (hperh->init.mode == ALD_SPI_MODE_MASTER) {
|
||
|
hperh->perh->DATA = 0xFF;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_TXE_MSK) == 0) && (--cnt));
|
||
|
}
|
||
|
|
||
|
cnt = 5000;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) && (--cnt));
|
||
|
*status = cnt == 0 ? - 1 : 0;
|
||
|
|
||
|
return (uint8_t)hperh->perh->DATA;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit some bytes fast in blocking mode.
|
||
|
* @note Bit width is 8-bits. Supports mode: Master/Slave.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be sent.
|
||
|
* @param size: Length of data.
|
||
|
* @param timeout: Timeout between two bytes.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_bytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
uint16_t i, n_fifo, tmp = 0;
|
||
|
|
||
|
while (size--) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *buf++;
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & SPI_STAT_TXE_MSK) == 0) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if(hperh->perh == SPI0)
|
||
|
n_fifo = 16;
|
||
|
else if(hperh->perh == SPI1)
|
||
|
n_fifo = 4;
|
||
|
else
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
for (i = 0; i < n_fifo; ++i) {
|
||
|
if ((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK)
|
||
|
tmp = hperh->perh->DATA;
|
||
|
else
|
||
|
break;
|
||
|
}
|
||
|
|
||
|
UNUSED(tmp);
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive some bytes fast in blocking mode.
|
||
|
* @note Bit width is 8-bits. Supports mode: Master.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be received.
|
||
|
* @param size: Length of data.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_master_recv_bytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size)
|
||
|
{
|
||
|
uint16_t cnt = 8000;
|
||
|
|
||
|
while (size--) {
|
||
|
hperh->perh->DATA = 0xFF;
|
||
|
cnt = 8000;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) && (--cnt));
|
||
|
|
||
|
if (cnt)
|
||
|
*buf++ = (uint8_t)hperh->perh->DATA;
|
||
|
else
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive some bytes fast in blocking mode.
|
||
|
* @note Bit width is 8-bits. Supports mode: Slave.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be received.
|
||
|
* @param size: Length of data.
|
||
|
* @param timeout: Timeout between two bytes.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_slave_recv_bytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
|
||
|
while (size--) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
*buf++ = (uint8_t)hperh->perh->DATA;
|
||
|
}
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit some double-bytes fast in blocking mode.
|
||
|
* @note Bit width is 16-bits. Supports mode: Master/Slave.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be sent.
|
||
|
* @param size: Length of data. Unit is double-bytes.
|
||
|
* @param timeout: Timeout between two dbytes.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_dbytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
uint16_t i, n_fifo, tmp = 0;
|
||
|
|
||
|
while (size--) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)buf);
|
||
|
buf += 2;
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & SPI_STAT_TXE_MSK) == 0) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if(hperh->perh == SPI0)
|
||
|
n_fifo = 16;
|
||
|
else if(hperh->perh == SPI1)
|
||
|
n_fifo = 4;
|
||
|
else
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
for (i = 0; i < n_fifo; ++i) {
|
||
|
if ((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK)
|
||
|
tmp = hperh->perh->DATA;
|
||
|
else
|
||
|
break;
|
||
|
}
|
||
|
|
||
|
UNUSED(tmp);
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive some double-bytes fast in blocking mode.
|
||
|
* @note Bit width is 16-bits. Supports mode: Master.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be received.
|
||
|
* @param size: Length of data. Unit is double-bytes.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_master_recv_dbytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size)
|
||
|
{
|
||
|
uint16_t cnt = 8000;
|
||
|
|
||
|
while (size--) {
|
||
|
hperh->perh->DATA = 0xFFFF;
|
||
|
cnt = 8000;
|
||
|
while (((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) && (--cnt));
|
||
|
|
||
|
if (cnt) {
|
||
|
*(uint16_t *)buf = (uint16_t)hperh->perh->DATA;
|
||
|
buf += 2;
|
||
|
}
|
||
|
else {
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive some double-bytes fast in blocking mode.
|
||
|
* @note Bit width is 16-bits. Supports mode: Slave.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Data to be received.
|
||
|
* @param size: Length of data. Unit is double-bytes.
|
||
|
* @param timeout: Timeout between two dbytes.
|
||
|
* @retval status: OK/TIMEOUT
|
||
|
*/
|
||
|
ald_status_t ald_spi_slave_recv_dbytes_fast(ald_spi_handle_t *hperh, uint8_t *buf, uint32_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
|
||
|
while (size--) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & SPI_STAT_RXNE_MSK) != SPI_STAT_RXNE_MSK) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
*(uint16_t *)buf = (uint16_t)hperh->perh->DATA;
|
||
|
buf += 2;
|
||
|
}
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions_Group3 IO operation functions
|
||
|
* @brief SPI Transmit and Receive functions
|
||
|
*
|
||
|
* @verbatim
|
||
|
==============================================================================
|
||
|
##### IO operation functions #####
|
||
|
===============================================================================
|
||
|
This subsection provides a set of functions allowing to manage the SPI
|
||
|
data transfers.
|
||
|
|
||
|
[..] The SPI supports master or slave mode:
|
||
|
|
||
|
(#) There are two modes of transfer:
|
||
|
(++) Blocking mode: The communication is performed in polling mode.
|
||
|
The ALD status of all data processing is returned by the same function
|
||
|
after finishing transfer.
|
||
|
(++) No-Blocking mode: The communication is performed using Interrupts
|
||
|
or DMA, These APIs return the ALD status.
|
||
|
The end of the data processing will be indicated through the
|
||
|
dedicated SPI IRQ when using Interrupt mode or the DMA IRQ when
|
||
|
using DMA mode.
|
||
|
The hperh->tx_cplt_cbk(), hperh->rx_cplt_cbk() and hperh->tx_rx_cplt_cbk() user callbacks
|
||
|
will be executed respectivelly at the end of the transmit or Receive process
|
||
|
The hperh->err_cbk() user callback will be executed when a communication error is detected
|
||
|
|
||
|
(#) APIs provided for these 2 transfer modes (Blocking mode or Non blocking mode using either Interrupt or DMA)
|
||
|
exist for 1Line (simplex) and 2Lines (full duplex) modes.
|
||
|
|
||
|
* @endverbatim
|
||
|
* @{
|
||
|
*/
|
||
|
/**
|
||
|
* @brief Transmit an amount of data in blocking mode.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @param timeout: Timeout duration
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
uint16_t temp;
|
||
|
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_TX;
|
||
|
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
while (size > 1) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *buf;
|
||
|
++buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)buf);
|
||
|
buf += 2;
|
||
|
}
|
||
|
|
||
|
--size;
|
||
|
}
|
||
|
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)buf);
|
||
|
}
|
||
|
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)buf);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_BUSY) != RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
while ((spi_get_status(hperh, ALD_SPI_STATUS_RXNE)) != RESET) {
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
}
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_OK;
|
||
|
timeout:
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive an amount of data in blocking mode.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data buffer
|
||
|
* @param size: Amount of data to be received
|
||
|
* @param timeout: Timeout duration
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_recv(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
uint16_t temp;
|
||
|
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
if (hperh->init.mode == ALD_SPI_MODE_MASTER)
|
||
|
return ald_spi_send_recv(hperh, buf, buf, size, timeout);
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
while (size > 0) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_RXNE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
*buf = hperh->perh->DATA;
|
||
|
++buf;
|
||
|
}
|
||
|
else {
|
||
|
*(uint16_t *)buf = hperh->perh->DATA;
|
||
|
buf += 2;
|
||
|
}
|
||
|
|
||
|
--size;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_RXTH) != RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
|
||
|
if ((hperh->perh->RIF & ALD_SPI_IF_CRCERR) != RESET) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_CRC;
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
return ALD_ERROR;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_OK;
|
||
|
|
||
|
timeout:
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Full-Duplex Send receive an amount of data in full-duplex mode (blocking mode).
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param tx_buf: Pointer to data transmitted buffer
|
||
|
* @param rx_buf: Pointer to data received buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @param timeout: Timeout duration
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_recv(ald_spi_handle_t *hperh, uint8_t *tx_buf, uint8_t *rx_buf, uint16_t size, uint32_t timeout)
|
||
|
{
|
||
|
uint32_t tick;
|
||
|
uint16_t temp;
|
||
|
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (hperh->init.dir != ALD_SPI_DIRECTION_2LINES)
|
||
|
return ALD_ERROR;
|
||
|
if (tx_buf == NULL || rx_buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_TX_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
while (size > 1) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *tx_buf;
|
||
|
++tx_buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)tx_buf);
|
||
|
tx_buf += 2;
|
||
|
}
|
||
|
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_RXNE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
*rx_buf = (uint8_t)hperh->perh->DATA;
|
||
|
++rx_buf;
|
||
|
}
|
||
|
else {
|
||
|
(*(uint16_t *)rx_buf) = hperh->perh->DATA;
|
||
|
rx_buf += 2;
|
||
|
}
|
||
|
|
||
|
--size;
|
||
|
}
|
||
|
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *tx_buf;
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *tx_buf;
|
||
|
}
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)tx_buf);
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = (*(uint16_t *)tx_buf);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_RXNE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8)
|
||
|
*rx_buf = (uint8_t)hperh->perh->DATA;
|
||
|
else
|
||
|
(*(uint16_t *)rx_buf) = hperh->perh->DATA;
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_TXE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
tick = ald_get_tick();
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_RXNE) == RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) != RESET) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_CRC;
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
return ALD_ERROR;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
while ((hperh->perh->STAT & ALD_SPI_STATUS_BUSY) != RESET) {
|
||
|
if (((ald_get_tick()) - tick) > timeout)
|
||
|
goto timeout;
|
||
|
}
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_OK;
|
||
|
timeout:
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Wraps up transmission in non blocking mode.
|
||
|
* @param hperh: pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data transmitted buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_by_it(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_TX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->tx_buf = buf;
|
||
|
hperh->tx_size = size;
|
||
|
hperh->tx_count = size;
|
||
|
hperh->rx_buf = NULL;
|
||
|
hperh->rx_size = 0;
|
||
|
hperh->rx_count = 0;
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, ENABLE);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receives an amount of data in non blocking mode
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data received buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_recv_by_it(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
if ((hperh->init.dir == ALD_SPI_DIRECTION_2LINES) && (hperh->init.mode == ALD_SPI_MODE_MASTER))
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->rx_buf = buf;
|
||
|
hperh->rx_size = size;
|
||
|
hperh->rx_count = size;
|
||
|
hperh->tx_buf = NULL;
|
||
|
hperh->tx_size = 0;
|
||
|
hperh->tx_count = 0;
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_1LINE_RX)
|
||
|
ALD_SPI_1LINE_RX(hperh);
|
||
|
|
||
|
if (hperh->init.crc_calc == ENABLE) {
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_CRCERR, ENABLE);
|
||
|
}
|
||
|
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, ENABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_MODF, ENABLE);
|
||
|
|
||
|
if (hperh->init.data_size <= ALD_SPI_DATA_SIZE_8) {
|
||
|
*((uint8_t *)&(hperh->perh->DATA)) = 0xFF;
|
||
|
}
|
||
|
else {
|
||
|
*((uint16_t *)&(hperh->perh->DATA)) = 0xFFFF;
|
||
|
}
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit and Receives an amount of data in non blocking mode
|
||
|
* @param hperh: Pointer to a spi_handle_t structure that contains
|
||
|
* the configuration information for the specified SPI module.
|
||
|
* @param tx_buf: Pointer to data transmitted buffer
|
||
|
* @param rx_buf: Pointer to data received buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_recv_by_it(ald_spi_handle_t *hperh, uint8_t *tx_buf, uint8_t *rx_buf, uint16_t size)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (tx_buf == NULL || rx_buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
if (hperh->init.mode == ALD_SPI_MODE_SLAVER)
|
||
|
{
|
||
|
if ((spi_get_status(hperh, ALD_SPI_STATUS_TXE) == RESET) || (spi_get_status(hperh, ALD_SPI_STATUS_RXNE) != RESET))
|
||
|
{
|
||
|
SYSCFG_UNLOCK();
|
||
|
|
||
|
if (hperh->perh == SPI0)
|
||
|
SET_BIT(RMU->APBRSTR, RMU_APBRSTR_SPI0RST_MSK);
|
||
|
else if (hperh->perh == SPI1)
|
||
|
SET_BIT(RMU->APBRSTR, RMU_APBRSTR_SPI1RST_MSK);
|
||
|
else
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
SYSCFG_LOCK();
|
||
|
|
||
|
ald_spi_reset(hperh);
|
||
|
ald_spi_init(hperh);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_TX_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->tx_buf = tx_buf;
|
||
|
hperh->tx_size = size;
|
||
|
hperh->tx_count = size;
|
||
|
hperh->rx_buf = rx_buf;
|
||
|
hperh->rx_size = size;
|
||
|
hperh->rx_count = size;
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_CRCERR, ENABLE);
|
||
|
}
|
||
|
|
||
|
if ((hperh->init.dir == ALD_SPI_DIRECTION_2LINES_RXONLY) || (hperh->init.dir == ALD_SPI_DIRECTION_1LINE_RX))
|
||
|
ALD_SPI_ENABLE(hperh);
|
||
|
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, ENABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, ENABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_MODF, ENABLE);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit an amount of data used dma channel
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @param channel: DMA channel as SPI transmit
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_by_dma(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size, uint8_t channel)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_TX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->tx_buf = buf;
|
||
|
hperh->tx_size = size;
|
||
|
hperh->tx_count = size;
|
||
|
hperh->rx_buf = NULL;
|
||
|
hperh->rx_size = 0;
|
||
|
hperh->rx_count = 0;
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_1LINE)
|
||
|
ALD_SPI_1LINE_TX(hperh);
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
if (hperh->hdmatx.perh == NULL)
|
||
|
hperh->hdmatx.perh = DMA;
|
||
|
|
||
|
hperh->hdmatx.cplt_tc_arg = (void *)hperh;
|
||
|
hperh->hdmatx.cplt_tc_cbk = spi_dma_send_cplt;
|
||
|
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, ENABLE);
|
||
|
|
||
|
ald_dma_interrupt_config(channel, ALD_DMA_IT_FLAG_TC, ENABLE);
|
||
|
/* Configure SPI DMA transmit */
|
||
|
ald_dma_config_struct(&(hperh->hdmatx.config));
|
||
|
hperh->hdmatx.config.src_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.dst_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.src = (void *)buf;
|
||
|
hperh->hdmatx.config.dst = (void *)&hperh->perh->DATA;
|
||
|
hperh->hdmatx.config.size = size;
|
||
|
hperh->hdmatx.config.src_inc = ALD_DMA_DATA_INC_ENABLE;
|
||
|
hperh->hdmatx.config.dst_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmatx.config.msel = hperh->perh == SPI0 ? ALD_DMA_MSEL_SPI0 : ALD_DMA_MSEL_SPI1;
|
||
|
hperh->hdmatx.config.msigsel = ALD_DMA_MSIGSEL_SPI_TXEMPTY;
|
||
|
hperh->hdmatx.config.channel = channel;
|
||
|
ald_dma_config_basic(&(hperh->hdmatx));
|
||
|
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
if (READ_BIT(hperh->perh->CON1, SPI_CON1_SPIEN_MSK) == 0)
|
||
|
ALD_SPI_ENABLE(hperh);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Receive an amount of data used dma channel
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param buf: Pointer to data buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @param channel: DMA channel as SPI transmit
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_recv_by_dma(ald_spi_handle_t *hperh, uint8_t *buf, uint16_t size, uint8_t channel)
|
||
|
{
|
||
|
uint16_t tmp_rx = 0xB1B2;
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY)
|
||
|
return ALD_BUSY;
|
||
|
if (buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->rx_buf = buf;
|
||
|
hperh->rx_size = size;
|
||
|
hperh->rx_count = size;
|
||
|
hperh->tx_buf = NULL;
|
||
|
hperh->tx_size = 0;
|
||
|
hperh->tx_count = 0;
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_1LINE_RX)
|
||
|
ALD_SPI_1LINE_RX(hperh);
|
||
|
if ((hperh->init.dir == ALD_SPI_DIRECTION_2LINES) && (hperh->init.mode == ALD_SPI_MODE_MASTER)) {
|
||
|
__UNLOCK(hperh);
|
||
|
return ALD_ERROR;
|
||
|
}
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
if (hperh->hdmatx.perh == NULL)
|
||
|
hperh->hdmatx.perh = DMA;
|
||
|
if (hperh->hdmarx.perh == NULL)
|
||
|
hperh->hdmarx.perh = DMA;
|
||
|
|
||
|
hperh->hdmarx.cplt_tc_arg = (void *)hperh;
|
||
|
hperh->hdmarx.cplt_tc_cbk = spi_dma_recv_cplt;
|
||
|
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, ENABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, ENABLE);
|
||
|
|
||
|
ald_dma_interrupt_config(ALD_DMA_CH_6, ALD_DMA_IT_FLAG_TC, ENABLE);
|
||
|
/* Configure SPI DMA transmit */
|
||
|
ald_dma_config_struct(&(hperh->hdmatx.config));
|
||
|
hperh->hdmatx.config.src_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.dst_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.src = (void *)&tmp_rx;
|
||
|
hperh->hdmatx.config.dst = (void *)&hperh->perh->DATA;
|
||
|
hperh->hdmatx.config.size = size;
|
||
|
hperh->hdmatx.config.src_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmatx.config.dst_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmatx.config.msel = hperh->perh == SPI0 ? ALD_DMA_MSEL_SPI0 : ALD_DMA_MSEL_SPI1;
|
||
|
hperh->hdmatx.config.msigsel = ALD_DMA_MSIGSEL_SPI_TXEMPTY;
|
||
|
hperh->hdmatx.config.channel = ALD_DMA_CH_6;
|
||
|
ald_dma_config_basic(&(hperh->hdmatx));
|
||
|
|
||
|
ald_dma_interrupt_config(channel, ALD_DMA_IT_FLAG_TC, ENABLE);
|
||
|
/* Configure DMA Receive */
|
||
|
ald_dma_config_struct(&(hperh->hdmarx.config));
|
||
|
hperh->hdmarx.config.src_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmarx.config.dst_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmarx.config.src = (void *)&hperh->perh->DATA;
|
||
|
hperh->hdmarx.config.dst = (void *)buf;
|
||
|
hperh->hdmarx.config.size = size;
|
||
|
hperh->hdmarx.config.src_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmarx.config.dst_inc = ALD_DMA_DATA_INC_ENABLE;
|
||
|
hperh->hdmarx.config.msel = hperh->perh == SPI0 ? ALD_DMA_MSEL_SPI0 : ALD_DMA_MSEL_SPI1;
|
||
|
hperh->hdmarx.config.msigsel = ALD_DMA_MSIGSEL_SPI_RNR;
|
||
|
hperh->hdmarx.config.channel = channel;
|
||
|
ald_dma_config_basic(&(hperh->hdmarx));
|
||
|
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
if ((hperh->init.dir == ALD_SPI_DIRECTION_2LINES_RXONLY) || (hperh->init.dir == ALD_SPI_DIRECTION_1LINE_RX))
|
||
|
ALD_SPI_ENABLE(hperh);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Transmit and Receive an amount of data used dma channel
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param tx_buf: Pointer to data buffer
|
||
|
* @param rx_buf: Pointer to data buffer
|
||
|
* @param size: Amount of data to be sent
|
||
|
* @param tx_channel: DMA channel as SPI transmit
|
||
|
* @param rx_channel: DMA channel as SPI receive
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
ald_status_t ald_spi_send_recv_by_dma(ald_spi_handle_t *hperh, uint8_t *tx_buf, uint8_t *rx_buf, uint16_t size, uint8_t tx_channel, uint8_t rx_channel)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
if (hperh->state != ALD_SPI_STATE_READY && hperh->state != ALD_SPI_STATE_BUSY_RX)
|
||
|
return ALD_BUSY;
|
||
|
if (tx_buf == NULL || rx_buf == NULL || size == 0)
|
||
|
return ALD_ERROR;
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
hperh->state = ALD_SPI_STATE_BUSY_RX;
|
||
|
hperh->err_code = ALD_SPI_ERROR_NONE;
|
||
|
|
||
|
hperh->tx_buf = tx_buf;
|
||
|
hperh->tx_size = size;
|
||
|
hperh->tx_count = size;
|
||
|
hperh->rx_buf = rx_buf;
|
||
|
hperh->rx_size = size;
|
||
|
hperh->rx_count = size;
|
||
|
|
||
|
if (hperh->hdmatx.perh == NULL)
|
||
|
hperh->hdmatx.perh = DMA;
|
||
|
if (hperh->hdmarx.perh == NULL)
|
||
|
hperh->hdmarx.perh = DMA;
|
||
|
|
||
|
hperh->hdmatx.cplt_tc_arg = NULL;
|
||
|
hperh->hdmatx.cplt_tc_cbk = NULL;
|
||
|
hperh->hdmarx.cplt_tc_arg = (void *)hperh;
|
||
|
hperh->hdmarx.cplt_tc_cbk = spi_dma_send_recv_cplt;
|
||
|
|
||
|
if (hperh->init.crc_calc)
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, ENABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, ENABLE);
|
||
|
|
||
|
ald_dma_interrupt_config(tx_channel, ALD_DMA_IT_FLAG_TC, ENABLE);
|
||
|
/* Configure SPI DMA transmit */
|
||
|
ald_dma_config_struct(&(hperh->hdmatx.config));
|
||
|
hperh->hdmatx.config.src_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.dst_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmatx.config.src = (void *)tx_buf;
|
||
|
hperh->hdmatx.config.dst = (void *)&hperh->perh->DATA;
|
||
|
hperh->hdmatx.config.size = size;
|
||
|
hperh->hdmatx.config.src_inc = ALD_DMA_DATA_INC_ENABLE;
|
||
|
hperh->hdmatx.config.dst_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmatx.config.msel = hperh->perh == SPI0 ? ALD_DMA_MSEL_SPI0 : ALD_DMA_MSEL_SPI1;
|
||
|
hperh->hdmatx.config.msigsel = ALD_DMA_MSIGSEL_SPI_TXEMPTY;
|
||
|
hperh->hdmatx.config.channel = tx_channel;
|
||
|
ald_dma_config_basic(&(hperh->hdmatx));
|
||
|
|
||
|
ald_dma_interrupt_config(rx_channel, ALD_DMA_IT_FLAG_TC, ENABLE);
|
||
|
/* Configure DMA Receive */
|
||
|
ald_dma_config_struct(&(hperh->hdmarx.config));
|
||
|
hperh->hdmarx.config.src_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmarx.config.dst_data_width = hperh->init.data_size == ALD_SPI_DATA_SIZE_8 ? ALD_DMA_DATA_SIZE_BYTE : ALD_DMA_DATA_SIZE_HALFWORD;
|
||
|
hperh->hdmarx.config.src = (void *)&hperh->perh->DATA;
|
||
|
hperh->hdmarx.config.dst = (void *)rx_buf;
|
||
|
hperh->hdmarx.config.size = size;
|
||
|
hperh->hdmarx.config.src_inc = ALD_DMA_DATA_INC_DISABLE;
|
||
|
hperh->hdmarx.config.dst_inc = ALD_DMA_DATA_INC_ENABLE;
|
||
|
hperh->hdmarx.config.msel = hperh->perh == SPI0 ? ALD_DMA_MSEL_SPI0 : ALD_DMA_MSEL_SPI1;
|
||
|
hperh->hdmarx.config.msigsel = ALD_DMA_MSIGSEL_SPI_RNR;
|
||
|
hperh->hdmarx.config.channel = rx_channel;
|
||
|
ald_dma_config_basic(&(hperh->hdmarx));
|
||
|
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Pauses the DMA Transfer.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval Status
|
||
|
*/
|
||
|
ald_status_t ald_spi_dma_pause(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, DISABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, DISABLE);
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Resumes the DMA Transfer.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval Status
|
||
|
*/
|
||
|
ald_status_t ald_spi_dma_resume(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, ENABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, ENABLE);
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Stops the DMA Transfer.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval Status
|
||
|
*/
|
||
|
ald_status_t ald_spi_dma_stop(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
|
||
|
__LOCK(hperh);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, DISABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, DISABLE);
|
||
|
__UNLOCK(hperh);
|
||
|
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
return ALD_OK;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions_Group4 Control functions
|
||
|
* @brief SPI Control functions
|
||
|
*
|
||
|
* @verbatim
|
||
|
===============================================================================
|
||
|
##### Peripheral Control functions #####
|
||
|
===============================================================================
|
||
|
[..]
|
||
|
This subsection provides a set of functions allowing to control the SPI.
|
||
|
(+) Handle interrupt about SPI module. The ald_spi_irq_handler() function must
|
||
|
be invoked by SPI-IRQ function.
|
||
|
(+) Configure the interrupt DISABLE/ENABLE.
|
||
|
(+) Configure the DMA request.
|
||
|
(+) Get interrupt source status.
|
||
|
(+) Get interrupt flag status.
|
||
|
(+) Clear interrupt flag
|
||
|
|
||
|
@endverbatim
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief This function handles SPI interrupt request.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_irq_handler(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
if ((hperh->state == ALD_SPI_STATE_BUSY_RX) || (hperh->state == ALD_SPI_STATE_BUSY_TX)) {
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_RXTH) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_RXTH) != RESET))
|
||
|
__spi_recv_by_it(hperh);
|
||
|
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_TXE) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_TXE) != RESET))
|
||
|
__spi_send_by_it(hperh);
|
||
|
}
|
||
|
|
||
|
else if (hperh->state == ALD_SPI_STATE_BUSY_TX_RX) {
|
||
|
if (hperh->init.mode == ALD_SPI_MODE_SLAVER) {
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_TXE) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_TXE) != RESET))
|
||
|
__spi_send_recv_by_it(hperh, ALD_SPI_SR_TXE);
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_RXTH) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_RXTH) != RESET))
|
||
|
__spi_send_recv_by_it(hperh, ALD_SPI_SR_RXNE);
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->rx_size == hperh->tx_count) {
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_TXE) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_TXE) != RESET))
|
||
|
__spi_send_recv_by_it(hperh, ALD_SPI_SR_TXE);
|
||
|
}
|
||
|
else {
|
||
|
if ((ald_spi_get_it_status(hperh, ALD_SPI_IT_TXE) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_TXE) != RESET)
|
||
|
&& (ald_spi_get_it_status(hperh, ALD_SPI_IT_RXTH) != RESET) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_RXTH) != RESET))
|
||
|
__spi_send_recv_by_it(hperh, ALD_SPI_SR_TXE_RXNE);
|
||
|
}
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) != RESET) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_CRC;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
}
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_MODF) != RESET) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_MODF;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_MODF);
|
||
|
}
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_FRE) != RESET) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_FRE;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_FRE);
|
||
|
|
||
|
}
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_TXOV) != RESET) {
|
||
|
if (hperh->state != ALD_SPI_STATE_BUSY_TX) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_TXOV;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_TXOV);
|
||
|
}
|
||
|
}
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_RXOV) != RESET) {
|
||
|
if (hperh->state != ALD_SPI_STATE_BUSY_RX) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_RXOV;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_RXOV);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Enables or disables the specified SPI interrupts.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param it: Specifies the SPI interrupt sources to be enabled or disabled.
|
||
|
* This parameter can be one of the @ref spi_it_t.
|
||
|
* @param state: New status
|
||
|
* - ENABLE
|
||
|
* - DISABLE
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_interrupt_config(ald_spi_handle_t *hperh, ald_spi_it_t it, type_func_t state)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_IT(it));
|
||
|
assert_param(IS_FUNC_STATE(state));
|
||
|
|
||
|
if (state == ENABLE)
|
||
|
hperh->perh->IER |= (uint32_t)it;
|
||
|
else
|
||
|
hperh->perh->IDR |= (uint32_t)it;
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Configure the specified SPI speed.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param speed: Specifies the SPI speed.
|
||
|
* This parameter can be one of the @ref spi_baud_t.
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_speed_config(ald_spi_handle_t *hperh, ald_spi_baud_t speed)
|
||
|
{
|
||
|
uint32_t tmp = 0;
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_BAUD(speed));
|
||
|
|
||
|
tmp = hperh->perh->CON1;
|
||
|
tmp &= ~(0x7U << SPI_CON1_BAUD_POSS);
|
||
|
tmp |= (speed << SPI_CON1_BAUD_POSS);
|
||
|
hperh->perh->CON1 = tmp;
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Enables or disables the dma request.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param req: Specifies the SPI dma request sources to be enabled or disabled.
|
||
|
* This parameter can be one of the @ref spi_dma_req_t.
|
||
|
* @param state: New status
|
||
|
* - ENABLE
|
||
|
* - DISABLE
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_dma_req_config(ald_spi_handle_t *hperh, ald_spi_dma_req_t req, type_func_t state)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_DMA_REQ(req));
|
||
|
assert_param(IS_FUNC_STATE(state));
|
||
|
|
||
|
if (state == ENABLE) {
|
||
|
if (req == ALD_SPI_DMA_REQ_TX)
|
||
|
SET_BIT(hperh->perh->CON2, SPI_CON2_TXDMA_MSK);
|
||
|
else
|
||
|
SET_BIT(hperh->perh->CON2, SPI_CON2_RXDMA_MSK);
|
||
|
}
|
||
|
else {
|
||
|
if (req == ALD_SPI_DMA_REQ_TX)
|
||
|
CLEAR_BIT(hperh->perh->CON2, SPI_CON2_TXDMA_MSK);
|
||
|
else
|
||
|
CLEAR_BIT(hperh->perh->CON2, SPI_CON2_RXDMA_MSK);
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/** @brief Check whether the specified SPI state flag is set or not.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param status: specifies the flag to check.
|
||
|
* This parameter can be one of the @ref spi_status_t.
|
||
|
* @retval Status
|
||
|
* - SET
|
||
|
* - RESET
|
||
|
*/
|
||
|
flag_status_t spi_get_status(ald_spi_handle_t *hperh, ald_spi_status_t status)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_STATUS(status));
|
||
|
|
||
|
if (hperh->perh->STAT & status)
|
||
|
return SET;
|
||
|
|
||
|
return RESET;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Checks whether the specified SPI interrupt has occurred or not.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param it: Specifies the SPI interrupt source to check.
|
||
|
* This parameter can be one of the @ref spi_it_t.
|
||
|
* @retval Status
|
||
|
* - SET
|
||
|
* - RESET
|
||
|
*/
|
||
|
it_status_t ald_spi_get_it_status(ald_spi_handle_t *hperh, ald_spi_it_t it)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_IT(it));
|
||
|
|
||
|
if (hperh->perh->IVS & it)
|
||
|
return SET;
|
||
|
|
||
|
return RESET;
|
||
|
}
|
||
|
|
||
|
/** @brief Check whether the specified SPI flag is set or not.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param flag: specifies the flag to check.
|
||
|
* This parameter can be one of the @ref spi_flag_t.
|
||
|
* @retval Status
|
||
|
* - SET
|
||
|
* - RESET
|
||
|
*/
|
||
|
flag_status_t ald_spi_get_flag_status(ald_spi_handle_t *hperh, ald_spi_flag_t flag)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_IF(flag));
|
||
|
|
||
|
if (hperh->perh->RIF & flag)
|
||
|
return SET;
|
||
|
|
||
|
return RESET;
|
||
|
}
|
||
|
|
||
|
/** @brief Clear the specified SPI pending flags.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param flag: specifies the flag to check.
|
||
|
* This parameter can be one of the @ref spi_flag_t.
|
||
|
* @retval None
|
||
|
*/
|
||
|
void ald_spi_clear_flag_status(ald_spi_handle_t *hperh, ald_spi_flag_t flag)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
assert_param(IS_SPI_IF(flag));
|
||
|
|
||
|
hperh->perh->ICR |= flag;
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief This function handles SPI communication timeout in interrupt function.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param flag: specifies the SPI flag to check.
|
||
|
* @param status: The new Flag status (SET or RESET).
|
||
|
* @param timeout: Timeout duration
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
static ald_status_t spi_wait_flag_irq(ald_spi_handle_t *hperh, ald_spi_flag_t flag, flag_status_t status, uint32_t timeout)
|
||
|
{
|
||
|
assert_param(timeout > 0);
|
||
|
|
||
|
while (((ald_spi_get_flag_status(hperh, flag)) != status) && (--timeout));
|
||
|
|
||
|
if (timeout)
|
||
|
return ALD_OK;
|
||
|
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_CRCERR, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_MODF, DISABLE);
|
||
|
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
static ald_status_t spi_wait_bsy_flag(ald_spi_handle_t *hperh, flag_status_t status, uint32_t timeout)
|
||
|
{
|
||
|
assert_param(timeout > 0);
|
||
|
|
||
|
while ((READ_BIT(hperh->perh->STAT, SPI_STAT_BUSY_MSK)) && (--timeout));
|
||
|
|
||
|
if (timeout)
|
||
|
return ALD_OK;
|
||
|
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_CRCERR, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_MODF, DISABLE);
|
||
|
|
||
|
return ALD_TIMEOUT;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Public_Functions_Group5 Peripheral State and Errors functions
|
||
|
* @brief SPI State and Errors functions
|
||
|
*
|
||
|
* @verbatim
|
||
|
===============================================================================
|
||
|
##### Peripheral State and Errors functions #####
|
||
|
===============================================================================
|
||
|
[..]
|
||
|
This subsection provides a set of functions allowing to control the SPI.
|
||
|
(+) ald_spi_get_state() API can check in run-time the state of the SPI peripheral
|
||
|
(+) ald_spi_get_error() check in run-time Errors occurring during communication
|
||
|
|
||
|
@endverbatim
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief Returns the SPI state.
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval ALD state
|
||
|
*/
|
||
|
ald_spi_state_t ald_spi_get_state(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
return hperh->state;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief Return the SPI error code
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval SPI Error Code
|
||
|
*/
|
||
|
uint32_t ald_spi_get_error(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
assert_param(IS_SPI(hperh->perh));
|
||
|
return hperh->err_code;
|
||
|
}
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/** @defgroup SPI_Private_Functions SPI Private Functions
|
||
|
* @brief SPI Private functions
|
||
|
* @{
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @brief handle program when an tx empty interrupt flag arrived in non block mode
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
static void __spi_send_by_it(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
uint16_t temp;
|
||
|
|
||
|
if (hperh->tx_count == 0) {
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, DISABLE);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_2LINES) {
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_TXOV);
|
||
|
}
|
||
|
|
||
|
if ((spi_wait_bsy_flag(hperh, RESET, 5000)) != ALD_OK) {
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
while ((spi_get_status(hperh, ALD_SPI_STATUS_RXNE)) != RESET) {
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
}
|
||
|
|
||
|
if (hperh->tx_cplt_cbk)
|
||
|
hperh->tx_cplt_cbk(hperh);
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_TXE);
|
||
|
|
||
|
if (hperh->tx_count == 1) {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
}
|
||
|
|
||
|
++hperh->tx_buf;
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
}
|
||
|
|
||
|
hperh->tx_buf += 2;
|
||
|
}
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
++hperh->tx_buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
hperh->tx_buf += 2;
|
||
|
}
|
||
|
}
|
||
|
|
||
|
--hperh->tx_count;
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief handle program when an rx no empty interrupt flag arrived in non block mode
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
static void __spi_recv_by_it(ald_spi_handle_t *hperh)
|
||
|
{
|
||
|
uint16_t temp;
|
||
|
|
||
|
while (READ_BITS(hperh->perh->STAT, SPI_STAT_RXFLV_MSK, SPI_STAT_RXFLV_POSS)) {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
*hperh->rx_buf = hperh->perh->DATA;
|
||
|
++hperh->rx_buf;
|
||
|
}
|
||
|
else {
|
||
|
*(uint16_t *)hperh->rx_buf = hperh->perh->DATA;
|
||
|
hperh->rx_buf += 2;
|
||
|
}
|
||
|
|
||
|
--hperh->rx_count;
|
||
|
}
|
||
|
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_RXTH);
|
||
|
|
||
|
if (hperh->rx_count == 0) {
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, DISABLE);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
if ((hperh->init.crc_calc) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) != RESET)) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_CRC;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
}
|
||
|
|
||
|
if (hperh->rx_cplt_cbk)
|
||
|
hperh->rx_cplt_cbk(hperh);
|
||
|
}
|
||
|
|
||
|
if (hperh->init.data_size <= ALD_SPI_DATA_SIZE_8) {
|
||
|
hperh->perh->DATA = 0xff;
|
||
|
}
|
||
|
else {
|
||
|
hperh->perh->DATA = 0xffff;
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief handle program when an rx no empty interrupt flag arrived in non block mode(2 lines)
|
||
|
* @param hperh: Pointer to a spi_handle_t structure.
|
||
|
* @param status: SR.TXE or SR.RXNE set.
|
||
|
* @retval Status, see @ref ald_status_t.
|
||
|
*/
|
||
|
static void __spi_send_recv_by_it(ald_spi_handle_t *hperh, ald_spi_sr_status_t status)
|
||
|
{
|
||
|
if (hperh->rx_count != 0) {
|
||
|
if ((status == ALD_SPI_SR_RXNE) || (status == ALD_SPI_SR_TXE_RXNE)) {
|
||
|
while (spi_get_status(hperh, ALD_SPI_STATUS_RXTH) != RESET) {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
*hperh->rx_buf = hperh->perh->DATA;
|
||
|
++hperh->rx_buf;
|
||
|
}
|
||
|
else {
|
||
|
*(uint16_t *)hperh->rx_buf = hperh->perh->DATA;
|
||
|
hperh->rx_buf += 2;
|
||
|
}
|
||
|
--hperh->rx_count;
|
||
|
}
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_RXTH);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if (hperh->tx_count != 0) {
|
||
|
if ((status == ALD_SPI_SR_TXE) || (status == ALD_SPI_SR_TXE_RXNE)) {
|
||
|
if (hperh->tx_count == 1) {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
}
|
||
|
|
||
|
++hperh->tx_buf;
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.crc_calc) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
ALD_SPI_CRCNEXT_ENABLE(hperh);
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
}
|
||
|
|
||
|
hperh->tx_buf += 2;
|
||
|
}
|
||
|
|
||
|
--hperh->tx_count;
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->init.data_size == ALD_SPI_DATA_SIZE_8) {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *hperh->tx_buf;
|
||
|
++hperh->tx_buf;
|
||
|
}
|
||
|
else {
|
||
|
while(hperh->perh->STAT & SPI_STAT_TXF_MSK);
|
||
|
hperh->perh->DATA = *(uint16_t *)hperh->tx_buf;
|
||
|
hperh->tx_buf += 2;
|
||
|
}
|
||
|
|
||
|
--hperh->tx_count;
|
||
|
}
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_TXE);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if (hperh->rx_count == 0) {
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_TXE, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_RXTH, DISABLE);
|
||
|
ald_spi_interrupt_config(hperh, ALD_SPI_IT_MODF, DISABLE);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
if ((hperh->init.crc_calc) && (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) != RESET)) {
|
||
|
hperh->err_code |= ALD_SPI_ERROR_CRC;
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
if (hperh->tx_rx_cplt_cbk)
|
||
|
hperh->tx_rx_cplt_cbk(hperh);
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief DMA SPI transmit process complete callback.
|
||
|
* @param arg: Pointer to a spi_handle_t structure.
|
||
|
* @retval None
|
||
|
*/
|
||
|
static void spi_dma_send_cplt(void *arg)
|
||
|
{
|
||
|
uint16_t delay, temp;
|
||
|
ald_spi_handle_t *hperh = (ald_spi_handle_t *)arg;
|
||
|
|
||
|
hperh->tx_count = 0;
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, DISABLE);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
while ((spi_get_status(hperh, ALD_SPI_STATUS_RXNE)) != RESET) {
|
||
|
temp = hperh->perh->DATA;
|
||
|
UNUSED(temp);
|
||
|
}
|
||
|
|
||
|
if (hperh->init.dir == ALD_SPI_DIRECTION_2LINES)
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_TXOV);
|
||
|
|
||
|
if ((spi_wait_bsy_flag(hperh, RESET, 5000)) != ALD_OK)
|
||
|
hperh->err_code |= ALD_SPI_ERROR_FLAG;
|
||
|
|
||
|
for (delay = 0; delay < 3000; delay++);
|
||
|
|
||
|
if (hperh->err_code == ALD_SPI_ERROR_NONE) {
|
||
|
if (hperh->tx_cplt_cbk)
|
||
|
hperh->tx_cplt_cbk(hperh);
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief DMA SPI receive process complete callback.
|
||
|
* @param arg: Pointer to a spi_handle_t structure.
|
||
|
* @retval None
|
||
|
*/
|
||
|
static void spi_dma_recv_cplt(void *arg)
|
||
|
{
|
||
|
uint32_t tmp;
|
||
|
ald_spi_handle_t *hperh = (ald_spi_handle_t *)arg;
|
||
|
|
||
|
hperh->rx_count = 0;
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, DISABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, DISABLE);
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
if ((spi_wait_flag_irq(hperh, ALD_SPI_IF_RXTH, SET, 5000)) != ALD_OK)
|
||
|
hperh->err_code |= ALD_SPI_ERROR_FLAG;
|
||
|
|
||
|
tmp = hperh->perh->DATA;
|
||
|
UNUSED(tmp);
|
||
|
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) == SET) {
|
||
|
SET_BIT(hperh->err_code, ALD_SPI_ERROR_CRC);
|
||
|
ALD_SPI_CRC_RESET(hperh);
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if (hperh->err_code == ALD_SPI_ERROR_NONE) {
|
||
|
if (hperh->rx_cplt_cbk)
|
||
|
hperh->rx_cplt_cbk(hperh);
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
|
||
|
/**
|
||
|
* @brief DMA SPI transmit and receive process complete callback.
|
||
|
* @param arg: Pointer to a SPI_handle_t structure.
|
||
|
* @retval None
|
||
|
*/
|
||
|
static void spi_dma_send_recv_cplt(void *arg)
|
||
|
{
|
||
|
uint32_t tmp;
|
||
|
uint16_t delay;
|
||
|
ald_spi_handle_t *hperh = (ald_spi_handle_t *)arg;
|
||
|
|
||
|
if (hperh->init.crc_calc) {
|
||
|
if ((spi_wait_flag_irq(hperh, ALD_SPI_IF_RXTH, SET, 5000)) != ALD_OK)
|
||
|
hperh->err_code |= ALD_SPI_ERROR_FLAG;
|
||
|
|
||
|
tmp = hperh->perh->DATA;
|
||
|
UNUSED(tmp);
|
||
|
|
||
|
if (ald_spi_get_flag_status(hperh, ALD_SPI_IF_CRCERR) == SET) {
|
||
|
SET_BIT(hperh->err_code, ALD_SPI_ERROR_CRC);
|
||
|
ald_spi_clear_flag_status(hperh, ALD_SPI_IF_CRCERR);
|
||
|
}
|
||
|
}
|
||
|
|
||
|
if ((spi_wait_bsy_flag(hperh, RESET, 5000)) != ALD_OK)
|
||
|
hperh->err_code |= ALD_SPI_ERROR_FLAG;
|
||
|
|
||
|
for (delay = 0; delay < 3000; delay++);
|
||
|
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_TX, DISABLE);
|
||
|
ald_spi_dma_req_config(hperh, ALD_SPI_DMA_REQ_RX, DISABLE);
|
||
|
hperh->tx_count = 0;
|
||
|
hperh->rx_count = 0;
|
||
|
hperh->state = ALD_SPI_STATE_READY;
|
||
|
|
||
|
if (hperh->err_code == ALD_SPI_ERROR_NONE) {
|
||
|
if (hperh->tx_rx_cplt_cbk)
|
||
|
hperh->tx_rx_cplt_cbk(hperh);
|
||
|
}
|
||
|
else {
|
||
|
if (hperh->err_cbk)
|
||
|
hperh->err_cbk(hperh);
|
||
|
}
|
||
|
|
||
|
return;
|
||
|
}
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|
||
|
|
||
|
/**
|
||
|
* @}
|
||
|
*/
|