251 lines
16 KiB
C
251 lines
16 KiB
C
|
/*!
|
||
|
|
\file gd32f3x0_cec.h
|
||
|
|
\brief definitions for the CEC
|
||
|
|
|
||
|
|
\version 2017-06-06, V1.0.0, firmware for GD32F3x0
|
||
|
|
\version 2019-06-01, V2.0.0, firmware for GD32F3x0
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
Copyright (c) 2019, GigaDevice Semiconductor Inc.
|
||
|
|
|
||
|
|
Redistribution and use in source and binary forms, with or without modification,
|
||
|
|
are permitted provided that the following conditions are met:
|
||
|
|
|
||
|
|
1. Redistributions of source code must retain the above copyright notice, this
|
||
|
|
list of conditions and the following disclaimer.
|
||
|
|
2. Redistributions in binary form must reproduce the above copyright notice,
|
||
|
|
this list of conditions and the following disclaimer in the documentation
|
||
|
|
and/or other materials provided with the distribution.
|
||
|
|
3. Neither the name of the copyright holder nor the names of its contributors
|
||
|
|
may be used to endorse or promote products derived from this software without
|
||
|
|
specific prior written permission.
|
||
|
|
|
||
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||
|
|
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
||
|
|
IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
|
||
|
|
INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||
|
|
NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
||
|
|
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
||
|
|
WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
||
|
|
OF SUCH DAMAGE.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifdef GD32F350
|
||
|
|
|
||
|
|
#ifndef GD32F3X0_CEC_H
|
||
|
|
#define GD32F3X0_CEC_H
|
||
|
|
|
||
|
|
#include "gd32f3x0.h"
|
||
|
|
|
||
|
|
/* CEC definitions */
|
||
|
|
#define CEC CEC_BASE /*!< CEC base address */
|
||
|
|
|
||
|
|
/* registers definitions */
|
||
|
|
#define CEC_CTL REG32(CEC + 0x00000000U) /*!< CEC control register */
|
||
|
|
#define CEC_CFG REG32(CEC + 0x00000004U) /*!< CEC configuration register */
|
||
|
|
#define CEC_TDATA REG32(CEC + 0x00000008U) /*!< CEC transmit data register */
|
||
|
|
#define CEC_RDATA REG32(CEC + 0x0000000CU) /*!< CEC receive data register */
|
||
|
|
#define CEC_INTF REG32(CEC + 0x00000010U) /*!< CEC interrupt flag Register */
|
||
|
|
#define CEC_INTEN REG32(CEC + 0x00000014U) /*!< CEC interrupt enable register */
|
||
|
|
|
||
|
|
/* bits definitions */
|
||
|
|
/* CEC_CTL */
|
||
|
|
#define CEC_CTL_CECEN BIT(0) /*!< enable or disable HDMI-CEC controller bit */
|
||
|
|
#define CEC_CTL_STAOM BIT(1) /*!< start of sending a message. */
|
||
|
|
#define CEC_CTL_ENDOM BIT(2) /*!< ENDOM bit value in the next frame in Tx mode */
|
||
|
|
|
||
|
|
/* CEC_CFG */
|
||
|
|
#define CEC_CFG_SFT BITS(0,2) /*!< signal free time */
|
||
|
|
#define CEC_CFG_RTOL BIT(3) /*!< reception bit timing tolerance */
|
||
|
|
#define CEC_CFG_BRES BIT(4) /*!< whether stop receive message when detected BRE */
|
||
|
|
#define CEC_CFG_BREG BIT(5) /*!< generate Error-bit when detected BRE in singlecast */
|
||
|
|
#define CEC_CFG_BPLEG BIT(6) /*!< generate Error-bit when detected BPLE in singlecast */
|
||
|
|
#define CEC_CFG_BCNG BIT(7) /*!< do not generate Error-bit in broadcast message */
|
||
|
|
#define CEC_CFG_SFTOPT BIT(8) /*!< the SFT start option bit */
|
||
|
|
#define CEC_CFG_OWN_ADDRESS BITS(16,30) /*!< own address */
|
||
|
|
#define CEC_CFG_LMEN BIT(31) /*!< listen mode enable bit */
|
||
|
|
|
||
|
|
/* CEC_TDATA */
|
||
|
|
#define CEC_TDATA_TDATA BITS(0,7) /*!< Tx data register */
|
||
|
|
|
||
|
|
/* CEC_RDATA */
|
||
|
|
#define CEC_RDATA_RDATA BITS(0,7) /*!< Rx data register */
|
||
|
|
|
||
|
|
/* CEC_INTF */
|
||
|
|
#define CEC_INTF_BR BIT(0) /*!< Rx-byte data received */
|
||
|
|
#define CEC_INTF_REND BIT(1) /*!< end of reception */
|
||
|
|
#define CEC_INTF_RO BIT(2) /*!< Rx overrun */
|
||
|
|
#define CEC_INTF_BRE BIT(3) /*!< bit rising error */
|
||
|
|
#define CEC_INTF_BPSE BIT(4) /*!< short bit period error */
|
||
|
|
#define CEC_INTF_BPLE BIT(5) /*!< long bit period error */
|
||
|
|
#define CEC_INTF_RAE BIT(6) /*!< Rx ACK error */
|
||
|
|
#define CEC_INTF_ARBF BIT(7) /*!< arbitration fail */
|
||
|
|
#define CEC_INTF_TBR BIT(8) /*!< Tx-byte data request */
|
||
|
|
#define CEC_INTF_TEND BIT(9) /*!< transmission successfully end */
|
||
|
|
#define CEC_INTF_TU BIT(10) /*!< Tx data buffer underrun */
|
||
|
|
#define CEC_INTF_TERR BIT(11) /*!< Tx-error */
|
||
|
|
#define CEC_INTF_TAERR BIT(12) /*!< Tx ACK error flag */
|
||
|
|
|
||
|
|
/* CEC_INTEN */
|
||
|
|
#define CEC_INTEN_BRIE BIT(0) /*!< BR interrupt enable */
|
||
|
|
#define CEC_INTEN_RENDIE BIT(1) /*!< REND interrupt enable */
|
||
|
|
#define CEC_INTEN_ROIE BIT(2) /*!< RO interrupt enable */
|
||
|
|
#define CEC_INTEN_BREIE BIT(3) /*!< BRE interrupt enable. */
|
||
|
|
#define CEC_INTEN_BPSEIE BIT(4) /*!< BPSE interrupt enable */
|
||
|
|
#define CEC_INTEN_BPLEIE BIT(5) /*!< BPLE interrupt enable. */
|
||
|
|
#define CEC_INTEN_RAEIE BIT(6) /*!< RAE interrupt enable */
|
||
|
|
#define CEC_INTEN_ARBFIE BIT(7) /*!< ARBF interrupt enable */
|
||
|
|
#define CEC_INTEN_TBRIE BIT(8) /*!< TBR interrupt enable */
|
||
|
|
#define CEC_INTEN_TENDIE BIT(9) /*!< TEND interrupt enable */
|
||
|
|
#define CEC_INTEN_TUIE BIT(10) /*!< TU interrupt enable */
|
||
|
|
#define CEC_INTEN_TERRIE BIT(11) /*!< TE interrupt enable */
|
||
|
|
#define CEC_INTEN_TAERRIE BIT(12) /*!< TAE interrupt enable */
|
||
|
|
|
||
|
|
/* constants definitions */
|
||
|
|
/* signal free time */
|
||
|
|
#define CFG_SFT(regval) (BITS(0, 2) & ((regval) << 0U))
|
||
|
|
#define CEC_SFT_PROTOCOL_PERIOD CFG_SFT(0) /*!< the signal free time will perform as HDMI-CEC protocol description */
|
||
|
|
#define CEC_SFT_1POINT5_PERIOD CFG_SFT(1) /*!< 1.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_2POINT5_PERIOD CFG_SFT(2) /*!< 2.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_3POINT5_PERIOD CFG_SFT(3) /*!< 3.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_4POINT5_PERIOD CFG_SFT(4) /*!< 4.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_5POINT5_PERIOD CFG_SFT(5) /*!< 5.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_6POINT5_PERIOD CFG_SFT(6) /*!< 6.5 nominal data bit periods */
|
||
|
|
#define CEC_SFT_7POINT5_PERIOD CFG_SFT(7) /*!< 7.5 nominal data bit periods */
|
||
|
|
|
||
|
|
/* signal free time start option */
|
||
|
|
#define CEC_SFT_START_STAOM ((uint32_t)0x00000000U) /*!< signal free time counter starts counting when STAOM is asserted */
|
||
|
|
#define CEC_SFT_START_LAST CEC_CFG_SFTOPT /*!< signal free time counter starts automatically after transmission/reception end */
|
||
|
|
|
||
|
|
/* own address */
|
||
|
|
#define CEC_OWN_ADDRESS_CLEAR ((uint32_t)0x00000000U) /*!< own address is cleared */
|
||
|
|
#define CEC_OWN_ADDRESS0 BIT(16) /*!< own address is 0 */
|
||
|
|
#define CEC_OWN_ADDRESS1 BIT(17) /*!< own address is 1 */
|
||
|
|
#define CEC_OWN_ADDRESS2 BIT(18) /*!< own address is 2 */
|
||
|
|
#define CEC_OWN_ADDRESS3 BIT(19) /*!< own address is 3 */
|
||
|
|
#define CEC_OWN_ADDRESS4 BIT(20) /*!< own address is 4 */
|
||
|
|
#define CEC_OWN_ADDRESS5 BIT(21) /*!< own address is 5 */
|
||
|
|
#define CEC_OWN_ADDRESS6 BIT(22) /*!< own address is 6 */
|
||
|
|
#define CEC_OWN_ADDRESS7 BIT(23) /*!< own address is 7 */
|
||
|
|
#define CEC_OWN_ADDRESS8 BIT(24) /*!< own address is 8 */
|
||
|
|
#define CEC_OWN_ADDRESS9 BIT(25) /*!< own address is 9 */
|
||
|
|
#define CEC_OWN_ADDRESS10 BIT(26) /*!< own address is 10 */
|
||
|
|
#define CEC_OWN_ADDRESS11 BIT(27) /*!< own address is 11 */
|
||
|
|
#define CEC_OWN_ADDRESS12 BIT(28) /*!< own address is 12 */
|
||
|
|
#define CEC_OWN_ADDRESS13 BIT(29) /*!< own address is 13 */
|
||
|
|
#define CEC_OWN_ADDRESS14 BIT(30) /*!< own address is 14 */
|
||
|
|
|
||
|
|
/* error-bit generate */
|
||
|
|
#define CEC_BROADCAST_ERROR_BIT_ON ((uint32_t)0x00000000U) /*!< generate Error-bit in broadcast */
|
||
|
|
#define CEC_BROADCAST_ERROR_BIT_OFF CEC_CFG_BCNG /*!< do not generate Error-bit in broadcast */
|
||
|
|
#define CEC_LONG_PERIOD_ERROR_BIT_OFF ((uint32_t)0x00000000U) /*!< generate Error-bit on long bit period error */
|
||
|
|
#define CEC_LONG_PERIOD_ERROR_BIT_ON CEC_CFG_BPLEG /*!< do not generate Error-bit on long bit period error */
|
||
|
|
#define CEC_RISING_PERIOD_ERROR_BIT_OFF ((uint32_t)0x00000000U) /*!< generate Error-bit on bit rising error */
|
||
|
|
#define CEC_RISING_PERIOD_ERROR_BIT_ON CEC_CFG_BREG /*!< do not generate Error-bit on bit rising error */
|
||
|
|
|
||
|
|
/* whether stop receive message when detected bit rising error */
|
||
|
|
#define CEC_STOP_RISING_ERROR_BIT_ON ((uint32_t)0x00000000U) /*!< stop reception when detected bit rising error */
|
||
|
|
#define CEC_STOP_RISING_ERROR_BIT_OFF ((uint32_t)0x00000001U) /*!< do not stop reception when detected bit rising error */
|
||
|
|
|
||
|
|
/* flag bits */
|
||
|
|
#define CEC_FLAG_BR CEC_INTF_BR /*!< RX-byte data received */
|
||
|
|
#define CEC_FLAG_REND CEC_INTF_REND /*!< end of reception */
|
||
|
|
#define CEC_FLAG_RO CEC_INTF_RO /*!< RX overrun */
|
||
|
|
#define CEC_FLAG_BRE CEC_INTF_BRE /*!< bit rising error */
|
||
|
|
#define CEC_FLAG_BPSE CEC_INTF_BPSE /*!< short bit period error */
|
||
|
|
#define CEC_FLAG_BPLE CEC_INTF_BPLE /*!< long bit period error */
|
||
|
|
#define CEC_FLAG_RAE CEC_INTF_RAE /*!< RX ACK error */
|
||
|
|
#define CEC_FLAG_ARBF CEC_INTF_ARBF /*!< arbitration lost */
|
||
|
|
#define CEC_FLAG_TBR CEC_INTF_TBR /*!< TX-byte data request */
|
||
|
|
#define CEC_FLAG_TEND CEC_INTF_TEND /*!< transmission successfully end */
|
||
|
|
#define CEC_FLAG_TU CEC_INTF_TU /*!< TX data buffer underrun */
|
||
|
|
#define CEC_FLAG_TERR CEC_INTF_TERR /*!< TX-error */
|
||
|
|
#define CEC_FLAG_TAERR CEC_INTF_TAERR /*!< TX ACK error flag */
|
||
|
|
|
||
|
|
/* interrupt flag bits */
|
||
|
|
#define CEC_INT_FLAG_BR CEC_INTF_BR /*!< RX-byte data received */
|
||
|
|
#define CEC_INT_FLAG_REND CEC_INTF_REND /*!< end of reception */
|
||
|
|
#define CEC_INT_FLAG_RO CEC_INTF_RO /*!< RX overrun */
|
||
|
|
#define CEC_INT_FLAG_BRE CEC_INTF_BRE /*!< bit rising error */
|
||
|
|
#define CEC_INT_FLAG_BPSE CEC_INTF_BPSE /*!< short bit period error */
|
||
|
|
#define CEC_INT_FLAG_BPLE CEC_INTF_BPLE /*!< long bit period error */
|
||
|
|
#define CEC_INT_FLAG_RAE CEC_INTF_RAE /*!< RX ACK error */
|
||
|
|
#define CEC_INT_FLAG_ARBF CEC_INTF_ARBF /*!< arbitration lost */
|
||
|
|
#define CEC_INT_FLAG_TBR CEC_INTF_TBR /*!< TX-byte data request */
|
||
|
|
#define CEC_INT_FLAG_TEND CEC_INTF_TEND /*!< transmission successfully end */
|
||
|
|
#define CEC_INT_FLAG_TU CEC_INTF_TU /*!< TX data buffer underrun */
|
||
|
|
#define CEC_INT_FLAG_TERR CEC_INTF_TERR /*!< TX-error */
|
||
|
|
#define CEC_INT_FLAG_TAERR CEC_INTF_TAERR /*!< TX ACK error flag */
|
||
|
|
|
||
|
|
/* interrupt enable bits */
|
||
|
|
#define CEC_INT_BR CEC_INTEN_BRIE /*!< RBR interrupt enable */
|
||
|
|
#define CEC_INT_REND CEC_INTEN_RENDIE /*!< REND interrupt enable */
|
||
|
|
#define CEC_INT_RO CEC_INTEN_ROIE /*!< RO interrupt enable */
|
||
|
|
#define CEC_INT_BRE CEC_INTEN_BREIE /*!< RBRE interrupt enable. */
|
||
|
|
#define CEC_INT_BPSE CEC_INTEN_BPSEIE /*!< RSBPE interrupt enable */
|
||
|
|
#define CEC_INT_BPLE CEC_INTEN_BPLEIE /*!< RLBPE interrupt enable. */
|
||
|
|
#define CEC_INT_RAE CEC_INTEN_RAEIE /*!< RAE interrupt enable */
|
||
|
|
#define CEC_INT_ARBF CEC_INTEN_ARBFIE /*!< ALRLST interrupt enable */
|
||
|
|
#define CEC_INT_TBR CEC_INTEN_TBRIE /*!< TBR interrupt enable */
|
||
|
|
#define CEC_INT_TEND CEC_INTEN_TENDIE /*!< TEND interrupt enable */
|
||
|
|
#define CEC_INT_TU CEC_INTEN_TUIE /*!< TU interrupt enable */
|
||
|
|
#define CEC_INT_TERR CEC_INTEN_TERRIE /*!< TE interrupt enable */
|
||
|
|
#define CEC_INT_TAERR CEC_INTEN_TAERRIE /*!< TAE interrupt enable */
|
||
|
|
|
||
|
|
/* function declarations */
|
||
|
|
/* reset HDMI-CEC controller */
|
||
|
|
void cec_deinit(void);
|
||
|
|
/* configure signal free time,the signal free time counter start option,own address */
|
||
|
|
void cec_init(uint32_t sftmopt, uint32_t sft, uint32_t address);
|
||
|
|
/* configure generate Error-bit, whether stop receive message when detected bit rising error */
|
||
|
|
void cec_error_config(uint32_t broadcast, uint32_t singlecast_lbpe, uint32_t singlecast_bre, uint32_t rxbrestp);
|
||
|
|
/* enable HDMI-CEC controller */
|
||
|
|
void cec_enable(void);
|
||
|
|
/* disable HDMI-CEC controller */
|
||
|
|
void cec_disable(void);
|
||
|
|
|
||
|
|
/* start CEC message transmission */
|
||
|
|
void cec_transmission_start(void);
|
||
|
|
/* end CEC message transmission */
|
||
|
|
void cec_transmission_end(void);
|
||
|
|
/* enable CEC listen mode */
|
||
|
|
void cec_listen_mode_enable(void);
|
||
|
|
/* disable CEC listen mode */
|
||
|
|
void cec_listen_mode_disable(void);
|
||
|
|
/* configure and clear own address */
|
||
|
|
void cec_own_address_config(uint32_t address);
|
||
|
|
/* configure signal free time and the signal free time counter start option */
|
||
|
|
void cec_sft_config(uint32_t sftmopt,uint32_t sft);
|
||
|
|
/* configure generate Error-bit when detected some abnormal situation or not */
|
||
|
|
void cec_generate_errorbit_config(uint32_t broadcast, uint32_t singlecast_lbpe, uint32_t singlecast_bre);
|
||
|
|
/* whether stop receive message when detected bit rising error */
|
||
|
|
void cec_stop_receive_bre_config(uint32_t rxbrestp);
|
||
|
|
/* enable reception bit timing tolerance */
|
||
|
|
void cec_reception_tolerance_enable(void);
|
||
|
|
/* disable reception bit timing tolerance */
|
||
|
|
void cec_reception_tolerance_disable(void);
|
||
|
|
/* send a data by the CEC peripheral */
|
||
|
|
void cec_data_send(uint8_t data);
|
||
|
|
/* receive a data by the CEC peripheral */
|
||
|
|
uint8_t cec_data_receive(void);
|
||
|
|
|
||
|
|
/* enable interrupt */
|
||
|
|
void cec_interrupt_enable(uint32_t flag);
|
||
|
|
/* disable interrupt */
|
||
|
|
void cec_interrupt_disable(uint32_t flag);
|
||
|
|
/* get CEC status */
|
||
|
|
FlagStatus cec_flag_get(uint32_t flag);
|
||
|
|
/* clear CEC status */
|
||
|
|
void cec_flag_clear(uint32_t flag);
|
||
|
|
/* get CEC int flag and status */
|
||
|
|
FlagStatus cec_interrupt_flag_get(uint32_t flag);
|
||
|
|
/* clear CEC int flag and status */
|
||
|
|
void cec_interrupt_flag_clear(uint32_t flag);
|
||
|
|
|
||
|
|
#endif /* GD32F3X0_CEC_H */
|
||
|
|
|
||
|
|
#endif /* GD32F350 */
|