166 lines
4.8 KiB
C
166 lines
4.8 KiB
C
/*
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2019-12-04 Jiaxun Yang Initial version
|
|
*/
|
|
|
|
#ifndef _MIPS_ADDRSPACE_H_
|
|
#define _MIPS_ADDRSPACE_H_
|
|
|
|
|
|
/*
|
|
* Configure language
|
|
*/
|
|
#ifdef __ASSEMBLY__
|
|
#define _ATYPE_
|
|
#define _ATYPE32_
|
|
#define _ATYPE64_
|
|
#define _CONST64_(x) x
|
|
#else
|
|
#define _ATYPE_ __PTRDIFF_TYPE__
|
|
#define _ATYPE32_ int
|
|
#define _ATYPE64_ __s64
|
|
#ifdef ARCH_MIPS64
|
|
#define _CONST64_(x) x ## L
|
|
#else
|
|
#define _CONST64_(x) x ## LL
|
|
#endif
|
|
#endif
|
|
|
|
/*
|
|
* 32-bit MIPS address spaces
|
|
*/
|
|
#ifdef __ASSEMBLY__
|
|
#define _ACAST32_
|
|
#define _ACAST64_
|
|
#else
|
|
#define _ACAST32_ (_ATYPE_)(_ATYPE32_) /* widen if necessary */
|
|
#define _ACAST64_ (_ATYPE64_) /* do _not_ narrow */
|
|
#endif
|
|
|
|
/*
|
|
* Returns the kernel segment base of a given address
|
|
*/
|
|
#define KSEGX(a) ((_ACAST32_ (a)) & 0xe0000000)
|
|
|
|
/*
|
|
* Returns the physical address of a CKSEGx / XKPHYS address
|
|
*/
|
|
#define CPHYSADDR(a) ((_ACAST32_(a)) & 0x1fffffff)
|
|
#define XPHYSADDR(a) ((_ACAST64_(a)) & \
|
|
_CONST64_(0x000000ffffffffff))
|
|
|
|
#ifdef ARCH_MIPS64
|
|
|
|
/*
|
|
* Memory segments (64bit kernel mode addresses)
|
|
* The compatibility segments use the full 64-bit sign extended value. Note
|
|
* the R8000 doesn't have them so don't reference these in generic MIPS code.
|
|
*/
|
|
#define XKUSEG _CONST64_(0x0000000000000000)
|
|
#define XKSSEG _CONST64_(0x4000000000000000)
|
|
#define XKPHYS _CONST64_(0x8000000000000000)
|
|
#define XKSEG _CONST64_(0xc000000000000000)
|
|
#define CKSEG0 _CONST64_(0xffffffff80000000)
|
|
#define CKSEG1 _CONST64_(0xffffffffa0000000)
|
|
#define CKSSEG _CONST64_(0xffffffffc0000000)
|
|
#define CKSEG3 _CONST64_(0xffffffffe0000000)
|
|
|
|
#define CKSEG0ADDR(a) (CPHYSADDR(a) | CKSEG0)
|
|
#define CKSEG1ADDR(a) (CPHYSADDR(a) | CKSEG1)
|
|
#define CKSEG2ADDR(a) (CPHYSADDR(a) | CKSEG2)
|
|
#define CKSEG3ADDR(a) (CPHYSADDR(a) | CKSEG3)
|
|
|
|
#define KUSEGBASE 0xffffffff00000000
|
|
#define KSEG0BASE 0xffffffff80000000
|
|
#define KSEG1BASE 0xffffffffa0000000
|
|
#define KSEG2BASE 0xffffffffc0000000
|
|
#define KSEG3BASE 0xffffffffe0000000
|
|
|
|
#else
|
|
|
|
#define CKSEG0ADDR(a) (CPHYSADDR(a) | KSEG0BASE)
|
|
#define CKSEG1ADDR(a) (CPHYSADDR(a) | KSEG1BASE)
|
|
#define CKSEG2ADDR(a) (CPHYSADDR(a) | KSEG2BASE)
|
|
#define CKSEG3ADDR(a) (CPHYSADDR(a) | KSEG3BASE)
|
|
|
|
/*
|
|
* Map an address to a certain kernel segment
|
|
*/
|
|
#define KSEG0ADDR(a) (CPHYSADDR(a) | KSEG0BASE)
|
|
#define KSEG1ADDR(a) (CPHYSADDR(a) | KSEG1BASE)
|
|
#define KSEG2ADDR(a) (CPHYSADDR(a) | KSEG2BASE)
|
|
#define KSEG3ADDR(a) (CPHYSADDR(a) | KSEG3BASE)
|
|
|
|
#define CKUSEG 0x00000000
|
|
#define CKSEG0 0x80000000
|
|
#define CKSEG1 0xa0000000
|
|
#define CKSEG2 0xc0000000
|
|
#define CKSEG3 0xe0000000
|
|
|
|
/*
|
|
* Memory segments (32bit kernel mode addresses)
|
|
* These are the traditional names used in the 32-bit universe.
|
|
*/
|
|
#define KUSEGBASE 0x00000000
|
|
#define KSEG0BASE 0x80000000
|
|
#define KSEG1BASE 0xa0000000
|
|
#define KSEG2BASE 0xc0000000
|
|
#define KSEG3BASE 0xe0000000
|
|
|
|
#endif
|
|
|
|
|
|
/*
|
|
* Cache modes for XKPHYS address conversion macros
|
|
*/
|
|
#define K_CALG_COH_EXCL1_NOL2 0
|
|
#define K_CALG_COH_SHRL1_NOL2 1
|
|
#define K_CALG_UNCACHED 2
|
|
#define K_CALG_NONCOHERENT 3
|
|
#define K_CALG_COH_EXCL 4
|
|
#define K_CALG_COH_SHAREABLE 5
|
|
#define K_CALG_NOTUSED 6
|
|
#define K_CALG_UNCACHED_ACCEL 7
|
|
|
|
/*
|
|
* 64-bit address conversions
|
|
*/
|
|
#define PHYS_TO_XKSEG_UNCACHED(p) PHYS_TO_XKPHYS(K_CALG_UNCACHED, (p))
|
|
#define PHYS_TO_XKSEG_CACHED(p) PHYS_TO_XKPHYS(K_CALG_COH_SHAREABLE, (p))
|
|
#define XKPHYS_TO_PHYS(p) ((p) & TO_PHYS_MASK)
|
|
#define PHYS_TO_XKPHYS(cm, a) (_CONST64_(0x8000000000000000) | \
|
|
(_CONST64_(cm) << 59) | (a))
|
|
|
|
/*
|
|
* Returns the uncached address of a sdram address
|
|
*/
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/*
|
|
* The ultimate limited of the 64-bit MIPS architecture: 2 bits for selecting
|
|
* the region, 3 bits for the CCA mode. This leaves 59 bits of which the
|
|
* R8000 implements most with its 48-bit physical address space.
|
|
*/
|
|
#define TO_PHYS_MASK _CONST64_(0x07ffffffffffffff) /* 2^^59 - 1 */
|
|
#define COMPAT_K1BASE32 _CONST64_(0xffffffffa0000000)
|
|
#define PHYS_TO_COMPATK1(x) ((x) | COMPAT_K1BASE32) /* 32-bit compat k1 */
|
|
|
|
#define KDM_TO_PHYS(x) (_ACAST64_ (x) & TO_PHYS_MASK)
|
|
#define PHYS_TO_K0(x) (_ACAST64_ (x) | CAC_BASE)
|
|
#endif
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#define REG8( addr ) (*(volatile u8 *) (addr))
|
|
#define REG16( addr ) (*(volatile u16 *)(addr))
|
|
#define REG32( addr ) (*(volatile u32 *)(addr))
|
|
#define REG64( addr ) (*(volatile u64 *)(addr))
|
|
#endif
|
|
|
|
#endif /* _MIPS_ADDRSPACE_H_ */
|