mirror of
https://github.com/RT-Thread/rt-thread.git
synced 2025-01-20 01:33:30 +08:00
fe2b124345
Support for ARM64 ASID to enhance virtual memory management efficiency by reducing the need for TLB flushes during address space switches. These changes improve performance especially for multi-process systems. Changes: - Added `ARCH_USING_ASID` configuration in `libcpu/aarch64/Kconfig`. - Defined ASID-related constants in `mmu.h`. - Updated `TLBI_ARG` macro to include ASID manipulation. - Implemented ASID allocation mechanism with spinlock synchronization. - Enhanced TLB invalidation to support ASID-specific operations. - Modified `rt_hw_aspace_switch` to use ASIDs when switching address spaces. - Adjusted debug logging and function documentation to reflect ASID usage. - Refactored AArch64 MMU and TLB handling for ASID integration. Signed-off-by: Shell <smokewood@qq.com>
334 lines
6.1 KiB
Plaintext
334 lines
6.1 KiB
Plaintext
if ARCH_ARMV8 && ARCH_CPU_64BIT
|
|
menu "AArch64 Architecture Configuration"
|
|
config ARCH_TEXT_OFFSET
|
|
hex "Text offset"
|
|
default 0x200000
|
|
config ARCH_RAM_OFFSET
|
|
hex "RAM offset"
|
|
default 0
|
|
config ARCH_SECONDARY_CPU_STACK_SIZE
|
|
int "Secondary CPU stack size"
|
|
default 4096
|
|
config ARCH_HAVE_EFFICIENT_UNALIGNED_ACCESS
|
|
bool
|
|
default y
|
|
config ARCH_USING_GENERIC_CPUID
|
|
bool "Using generic cpuid implemenation"
|
|
select ARCH_USING_HW_THREAD_SELF
|
|
default y if RT_USING_OFW
|
|
default n
|
|
config ARCH_HEAP_SIZE
|
|
hex "Size of system heap"
|
|
default 0x4000000
|
|
config ARCH_INIT_PAGE_SIZE
|
|
hex "Size of init page region"
|
|
default 0x200000
|
|
endmenu
|
|
endif
|
|
|
|
config ARCH_CPU_64BIT
|
|
bool
|
|
|
|
config RT_USING_CACHE
|
|
bool
|
|
default n
|
|
|
|
config RT_USING_HW_ATOMIC
|
|
bool
|
|
default n
|
|
|
|
config ARCH_CPU_BIG_ENDIAN
|
|
bool
|
|
|
|
config ARCH_ARM_BOOTWITH_FLUSH_CACHE
|
|
bool
|
|
default n
|
|
|
|
config ARCH_CPU_STACK_GROWS_UPWARD
|
|
bool
|
|
default n
|
|
|
|
config RT_USING_CPU_FFS
|
|
bool
|
|
default n
|
|
|
|
config ARCH_MM_MMU
|
|
bool
|
|
|
|
config ARCH_MM_MPU
|
|
bool
|
|
|
|
config ARCH_ARM
|
|
bool
|
|
|
|
config ARCH_ARM_CORTEX_M
|
|
bool
|
|
select ARCH_ARM
|
|
|
|
config ARCH_ARM_CORTEX_R
|
|
bool
|
|
select ARCH_ARM
|
|
|
|
config ARCH_ARM_CORTEX_FPU
|
|
bool
|
|
|
|
config ARCH_ARM_CORTEX_SECURE
|
|
bool
|
|
|
|
config ARCH_ARM_CORTEX_M0
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
|
|
config ARCH_ARM_CORTEX_M3
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_MPU
|
|
bool
|
|
depends on ARCH_ARM
|
|
select ARCH_MM_MPU
|
|
|
|
config ARCH_ARM_CORTEX_M4
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_M7
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_CACHE
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_M85
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_M23
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_M33
|
|
bool
|
|
select ARCH_ARM_CORTEX_M
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_R
|
|
bool
|
|
select ARCH_ARM
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
config ARCH_ARM_CORTEX_R52
|
|
bool
|
|
select ARCH_ARM_CORTEX_R
|
|
|
|
config ARCH_ARM_MMU
|
|
bool
|
|
select RT_USING_CACHE
|
|
select ARCH_MM_MMU
|
|
depends on ARCH_ARM
|
|
|
|
if RT_USING_SMART
|
|
config KERNEL_VADDR_START
|
|
hex "The virtural address of kernel start"
|
|
default 0xffff000000000000 if ARCH_ARMV8
|
|
default 0xc0000000 if ARCH_ARM
|
|
default 0xffffffc000000000 if ARCH_RISCV && ARCH_REMAP_KERNEL
|
|
default 0x80000000 if ARCH_RISCV
|
|
depends on ARCH_MM_MMU
|
|
|
|
config RT_IOREMAP_LATE
|
|
bool "Support to create IO mapping in the kernel address space after system initlalization."
|
|
default n
|
|
depends on ARCH_ARM_CORTEX_A
|
|
depends on ARCH_MM_MMU
|
|
endif
|
|
|
|
config ARCH_ARM_ARM9
|
|
bool
|
|
select ARCH_ARM
|
|
|
|
config ARCH_ARM_ARM11
|
|
bool
|
|
select ARCH_ARM
|
|
|
|
config ARCH_ARM_CORTEX_A
|
|
bool
|
|
select ARCH_ARM
|
|
select ARCH_ARM_MMU
|
|
select RT_USING_CPU_FFS
|
|
select RT_USING_HW_ATOMIC
|
|
|
|
if ARCH_ARM_CORTEX_A
|
|
config RT_SMP_AUTO_BOOT
|
|
bool
|
|
default n
|
|
|
|
config RT_USING_GIC_V2
|
|
bool
|
|
default n
|
|
|
|
config RT_USING_GIC_V3
|
|
bool
|
|
default n
|
|
|
|
config RT_NO_USING_GIC
|
|
bool
|
|
default y if !RT_USING_GIC_V2 && !RT_USING_GIC_V3
|
|
endif
|
|
|
|
config ARCH_ARM_CORTEX_A5
|
|
bool
|
|
select ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARM_CORTEX_A7
|
|
bool
|
|
select ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARM_CORTEX_A8
|
|
bool
|
|
select ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARM_CORTEX_A9
|
|
bool
|
|
select ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARM_CORTEX_A55
|
|
bool
|
|
select ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARM_SECURE_MODE
|
|
bool "Running in secure mode [ARM Cortex-A]"
|
|
default n
|
|
depends on ARCH_ARM_CORTEX_A
|
|
|
|
config RT_BACKTRACE_FUNCTION_NAME
|
|
bool "To show function name when backtrace."
|
|
default n
|
|
depends on ARCH_ARM_CORTEX_A
|
|
|
|
config ARCH_ARMV8
|
|
bool
|
|
select ARCH_ARM
|
|
select ARCH_ARM_MMU
|
|
select RT_USING_CPU_FFS
|
|
select ARCH_USING_ASID
|
|
select ARCH_USING_IRQ_CTX_LIST
|
|
|
|
config ARCH_MIPS
|
|
bool
|
|
|
|
config ARCH_MIPS64
|
|
bool
|
|
select ARCH_CPU_64BIT
|
|
|
|
config ARCH_MIPS_XBURST
|
|
bool
|
|
select ARCH_MIPS
|
|
|
|
config ARCH_ANDES
|
|
bool
|
|
|
|
config ARCH_CSKY
|
|
bool
|
|
|
|
config ARCH_POWERPC
|
|
bool
|
|
|
|
config ARCH_RISCV
|
|
bool
|
|
|
|
config ARCH_RISCV_FPU
|
|
bool
|
|
|
|
config ARCH_RISCV_VECTOR
|
|
bool
|
|
|
|
if ARCH_RISCV_VECTOR
|
|
choice
|
|
prompt "RISCV Vector Vlen"
|
|
default ARCH_VECTOR_VLEN_128
|
|
|
|
config ARCH_VECTOR_VLEN_128
|
|
bool "128"
|
|
config ARCH_VECTOR_VLEN_256
|
|
bool "256"
|
|
endchoice
|
|
endif
|
|
|
|
config ARCH_RISCV_FPU_S
|
|
select ARCH_RISCV_FPU
|
|
bool
|
|
|
|
config ARCH_RISCV_FPU_D
|
|
select ARCH_RISCV_FPU
|
|
bool
|
|
|
|
config ARCH_RISCV32
|
|
select ARCH_RISCV
|
|
bool
|
|
|
|
config ARCH_RISCV64
|
|
select ARCH_RISCV
|
|
select ARCH_CPU_64BIT
|
|
bool
|
|
|
|
if ARCH_RISCV64
|
|
config ARCH_USING_NEW_CTX_SWITCH
|
|
bool
|
|
default y
|
|
|
|
config ARCH_USING_RISCV_COMMON64
|
|
bool
|
|
depends on ARCH_RISCV64
|
|
select RT_USING_CPUTIME
|
|
select ARCH_USING_NEW_CTX_SWITCH
|
|
help
|
|
Using the common64 implementation under ./libcpu/risc-v
|
|
endif
|
|
|
|
config ARCH_REMAP_KERNEL
|
|
bool
|
|
depends on RT_USING_SMART
|
|
help
|
|
Remapping kernel image to high virtual address region
|
|
|
|
config ARCH_USING_ASID
|
|
bool
|
|
depends on RT_USING_SMART
|
|
help
|
|
Using ASID support from architecture
|
|
|
|
config ARCH_IA32
|
|
bool
|
|
|
|
config ARCH_TIDSP
|
|
bool
|
|
|
|
config ARCH_TIDSP_C28X
|
|
bool
|
|
select ARCH_TIDSP
|
|
select ARCH_CPU_STACK_GROWS_UPWARD
|
|
|
|
config ARCH_HOST_SIMULATOR
|
|
bool
|
|
|
|
config ARCH_CPU_STACK_GROWS_UPWARD
|
|
bool
|
|
default n
|
|
|
|
config ARCH_USING_HW_THREAD_SELF
|
|
bool
|
|
default n
|
|
|
|
config ARCH_USING_IRQ_CTX_LIST
|
|
bool
|
|
default n
|