libs/rt-thread-official
libs
/
rt-thread-official
mirror of https://github.com/RT-Thread/rt-thread.git
4
0
Fork 0
Code Issues Releases Wiki Activity
rt-thread-official/bsp/mm32f327x/Libraries/MM32F327x/HAL_Lib/Src/hal_tim.c

1876 lines
86 KiB
C
Raw Blame History

////////////////////////////////////////////////////////////////////////////////
/// @file hal_tim.c
/// @author AE TEAM
/// @brief THIS FILE PROVIDES ALL THE TIM FIRMWARE FUNCTIONS.
////////////////////////////////////////////////////////////////////////////////
/// @attention
///
/// THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE
/// CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE
/// TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR
/// CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH
/// HARDWARE AND/OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN
/// CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.
///
/// <H2><CENTER>&COPY; COPYRIGHT MINDMOTION </CENTER></H2>
////////////////////////////////////////////////////////////////////////////////
// Define to prevent recursive inclusion
#define _HAL_TIM_C_
// Files includes
#include "hal_rcc.h"
#include "hal_tim.h"
////////////////////////////////////////////////////////////////////////////////
/// @addtogroup MM32_Hardware_Abstract_Layer
/// @{
////////////////////////////////////////////////////////////////////////////////
/// @addtogroup TIM_HAL
/// @{
////////////////////////////////////////////////////////////////////////////////
/// @addtogroup TIM_Exported_Functions
/// @{
////////////////////////////////////////////////////////////////////////////////
/// @brief Deinitializes the tim peripheral registers to their default reset values.
/// @param tim: select the TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_DeInit(TIM_TypeDef* tim)
{
switch (*(vu32*)&tim) {
case (u32)TIM1:
exRCC_APB2PeriphReset(RCC_APB2ENR_TIM1);
break;
case (u32)TIM2:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM2);
break;
case (u32)TIM3:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM3);
break;
case (u32)TIM4:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM4);
break;
case (u32)TIM5:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM5);
break;
case (u32)TIM6:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM6);
break;
case (u32)TIM7:
exRCC_APB1PeriphReset(RCC_APB1ENR_TIM7);
break;
case (u32)TIM8:
exRCC_APB2PeriphReset(RCC_APB2ENR_TIM8);
break;
default:
break;
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Time Base Unit peripheral according to
/// the specified parameters in the init_struct.
/// @param tim: select the TIM peripheral.
/// @param init_struct: pointer to a TIM_TimeBaseInitTypeDef
/// structure that contains the configuration information for the
/// specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_TimeBaseInit(TIM_TypeDef* tim, TIM_TimeBaseInitTypeDef* init_struct)
{
MODIFY_REG(tim->CR1, TIM_CR1_CKD, init_struct->TIM_ClockDivision);
if ((tim == TIM1) || (tim == TIM2) || (tim == TIM3) || (tim == TIM4) || (tim == TIM5) || (tim == TIM8))
MODIFY_REG(tim->CR1, TIM_CR1_CMS | TIM_CR1_DIR, init_struct->TIM_CounterMode);
if ((tim == TIM1) || (tim == TIM8) )
MODIFY_REG(tim->RCR, TIM_RCR_REP, init_struct->TIM_RepetitionCounter);
WRITE_REG(tim->ARR, init_struct->TIM_Period);
WRITE_REG(tim->PSC, init_struct->TIM_Prescaler);
WRITE_REG(tim->EGR, TIM_PSCReloadMode_Immediate);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Channel1 according to the specified
/// parameters in the init_struct.
/// @param tim: select the TIM peripheral.
/// @param init_struct: pointer to a TIM_OCInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC1Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1M, init_struct->TIM_OCMode);
MODIFY_REG(tim->CCER, TIM_CCER_CC1P | TIM_CCER_CC1EN, \
((u32)init_struct->TIM_OCPolarity) | ((u32)init_struct->TIM_OutputState));
WRITE_REG(tim->CCR1, init_struct->TIM_Pulse);
if ((tim == TIM1) || (tim == TIM8)) {
MODIFY_REG(tim->CCER, TIM_CCER_CC1NP | TIM_CCER_CC1NEN, \
((u32)init_struct->TIM_OCNPolarity) | ((u32)init_struct->TIM_OutputNState));
MODIFY_REG(tim->CR2, TIM_CR2_OIS1 | TIM_CR2_OIS1N, \
((u32)init_struct->TIM_OCIdleState) | ((u32)init_struct->TIM_OCNIdleState));
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Channel2 according to the specified
/// parameters in the init_struct.
/// @param tim: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
/// @param init_struct: pointer to a TIM_OCInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC2Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2M, init_struct->TIM_OCMode << 8);
MODIFY_REG(tim->CCER, TIM_CCER_CC2EN | TIM_CCER_CC2P, \
(init_struct->TIM_OCPolarity << 4) | (init_struct->TIM_OutputState << 4));
WRITE_REG(tim->CCR2, init_struct->TIM_Pulse);
if ((tim == TIM1) || (tim == TIM8)) {
MODIFY_REG(tim->CCER, TIM_CCER_CC2NP | TIM_CCER_CC2NEN, \
(init_struct->TIM_OCNPolarity << 4) | (init_struct->TIM_OutputNState << 4));
MODIFY_REG(tim->CR2, TIM_CR2_OIS2 | TIM_CR2_OIS2N, \
(init_struct->TIM_OCIdleState << 2) | (init_struct->TIM_OCNIdleState << 2));
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Channel3 according to the specified
/// parameters in the init_struct.
/// @param tim: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
/// @param init_struct: pointer to a TIM_OCInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC3Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3M, init_struct->TIM_OCMode);
MODIFY_REG(tim->CCER, TIM_CCER_CC3EN | TIM_CCER_CC3P, \
(init_struct->TIM_OCPolarity << 8) | (init_struct->TIM_OutputState << 8));
WRITE_REG(tim->CCR3, init_struct->TIM_Pulse);
if ((tim == TIM1) || (tim == TIM8)) {
MODIFY_REG(tim->CCER, TIM_CCER_CC3NP | TIM_CCER_CC3NEN, \
(init_struct->TIM_OCNPolarity << 8) | (init_struct->TIM_OutputNState << 8));
MODIFY_REG(tim->CR2, TIM_CR2_OIS3 | TIM_CR2_OIS3N, \
(init_struct->TIM_OCIdleState << 4) | (init_struct->TIM_OCNIdleState << 4));
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Channel4 according to the specified
/// parameters in the init_struct.
/// @param tim:select the TIM peripheral.
/// @param init_struct: pointer to a TIM_OCInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC4Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4M, (init_struct->TIM_OCMode) << 8);
MODIFY_REG(tim->CCER, TIM_CCER_CC4EN | TIM_CCER_CC4P, \
(init_struct->TIM_OCPolarity << 12) | (init_struct->TIM_OutputState << 12));
WRITE_REG(tim->CCR4, init_struct->TIM_Pulse);
if ((tim == TIM1) || (tim == TIM8))
MODIFY_REG(tim->CR2, TIM_CR2_OIS4, init_struct->TIM_OCIdleState << 6);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the TIM peripheral according to the specified
/// parameters in the init_struct.
/// @param tim: select the TIM peripheral.
/// @param init_struct: pointer to a TIM_ICInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ICInit(TIM_TypeDef* tim, TIM_ICInitTypeDef* init_struct)
{
switch (init_struct->TIM_Channel) {
case TIM_Channel_1:
TI1_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC1Prescaler(tim, init_struct->TIM_ICPrescaler);
break;
case TIM_Channel_2:
TI2_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC2Prescaler(tim, init_struct->TIM_ICPrescaler);
break;
case TIM_Channel_3:
TI3_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC3Prescaler(tim, init_struct->TIM_ICPrescaler);
break;
case TIM_Channel_4:
TI4_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC4Prescaler(tim, init_struct->TIM_ICPrescaler);
break;
default:
break;
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the TIM peripheral according to the specified
/// parameters in the init_struct to measure an external PWM signal.
/// @param tim: select the TIM peripheral.
/// @param init_struct: pointer to a TIM_ICInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_PWMIConfig(TIM_TypeDef* tim, TIM_ICInitTypeDef* init_struct)
{
u16 icoppositepolarity = TIM_ICPolarity_Rising;
u16 icoppositeselection = TIM_ICSelection_DirectTI;
icoppositepolarity = (init_struct->TIM_ICPolarity == TIM_ICPolarity_Rising) ? TIM_ICPolarity_Falling : TIM_ICPolarity_Rising;
icoppositeselection =
(init_struct->TIM_ICSelection == TIM_ICSelection_DirectTI) ? TIM_ICSelection_IndirectTI : TIM_ICSelection_DirectTI;
if (init_struct->TIM_Channel == TIM_Channel_1) {
TI1_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC1Prescaler(tim, init_struct->TIM_ICPrescaler);
TI2_Configure(tim, icoppositepolarity, icoppositeselection, init_struct->TIM_ICFilter);
TIM_SetIC2Prescaler(tim, init_struct->TIM_ICPrescaler);
}
else {
TI2_Configure(tim, init_struct->TIM_ICPolarity, init_struct->TIM_ICSelection, init_struct->TIM_ICFilter);
TIM_SetIC2Prescaler(tim, init_struct->TIM_ICPrescaler);
TI1_Configure(tim, icoppositepolarity, icoppositeselection, init_struct->TIM_ICFilter);
TIM_SetIC1Prescaler(tim, init_struct->TIM_ICPrescaler);
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the: Break feature, dead time, Lock level, the OSSI,
/// the OSSR State and the AOE(automatic output enable).
/// @param tim: select the TIM
/// @param init_struct: pointer to a TIM_BDTRInitTypeDef structure that
/// contains the BDTR Register configuration information for the TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_BDTRConfig(TIM_TypeDef* tim, TIM_BDTRInitTypeDef* init_struct)
{
tim->BDTR = (u32)init_struct->TIM_OSSRState | init_struct->TIM_OSSIState | init_struct->TIM_LOCKLevel |
init_struct->TIM_DeadTime | init_struct->TIM_Break | init_struct->TIM_BreakPolarity |
init_struct->TIM_AutomaticOutput;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Fills each init_struct member with its default value.
/// @param init_struct : pointer to a TIM_TimeBaseInitTypeDef
/// structure which will be initialized.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* init_struct)
{
init_struct->TIM_Period = 0xFFFFFFFF;
init_struct->TIM_Prescaler = 0x0000;
init_struct->TIM_ClockDivision = TIM_CKD_DIV1;
init_struct->TIM_CounterMode = TIM_CounterMode_Up;
init_struct->TIM_RepetitionCounter = 0x00;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Fills each init_struct member with its default value.
/// @param init_struct : pointer to a TIM_OCInitTypeDef structure which will
/// be initialized.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OCStructInit(TIM_OCInitTypeDef* init_struct)
{
init_struct->TIM_OCMode = TIM_OCMode_Timing;
init_struct->TIM_OutputState = TIM_OutputState_Disable;
init_struct->TIM_OutputNState = TIM_OutputNState_Disable;
init_struct->TIM_Pulse = 0x00000000;
init_struct->TIM_OCPolarity = TIM_OCPolarity_High;
init_struct->TIM_OCNPolarity = TIM_OCNPolarity_High;
init_struct->TIM_OCIdleState = TIM_OCIdleState_Reset;
init_struct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Fills each init_struct member with its default value.
/// @param init_struct: pointer to a TIM_ICInitTypeDef structure which will
/// be initialized.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ICStructInit(TIM_ICInitTypeDef* init_struct)
{
init_struct->TIM_Channel = TIM_Channel_1;
init_struct->TIM_ICPolarity = TIM_ICPolarity_Rising;
init_struct->TIM_ICSelection = TIM_ICSelection_DirectTI;
init_struct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
init_struct->TIM_ICFilter = 0x00;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Fills each init_struct member with its default value.
/// @param init_struct: pointer to a TIM_BDTRInitTypeDef structure which
/// will be initialized.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* init_struct)
{
init_struct->TIM_OSSRState = TIM_OSSRState_Disable;
init_struct->TIM_OSSIState = TIM_OSSIState_Disable;
init_struct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
init_struct->TIM_DeadTime = 0x00;
init_struct->TIM_Break = TIM_Break_Disable;
init_struct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
init_struct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the specified TIM peripheral.
/// @param tim: where x can be 1 to 17 to select the tim peripheral.
/// @param state: new state of the tim peripheral.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_Cmd(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR1, TIM_CR1_CEN) : CLEAR_BIT(tim->CR1, TIM_CR1_CEN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the TIM peripheral Main Outputs.
/// @param tim: where x can be 1, 8, 16 or 17 to select the tim peripheral.
/// @param state: new state of the TIM peripheral Main Outputs.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_CtrlPWMOutputs(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->BDTR, TIM_BDTR_MOEN) : CLEAR_BIT(tim->BDTR, TIM_BDTR_MOEN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the specified TIM interrupts.
/// @param tim: select the tim peripheral.
/// @param it: specifies the TIM interrupts sources to be enabled or disabled.
/// This parameter can be any combination of the following values:
/// @arg TIM_IT_Update: TIM update Interrupt source
/// @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
/// @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
/// @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
/// @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
/// @arg TIM_IT_COM: TIM Commutation Interrupt source
/// @arg TIM_IT_Trigger: TIM Trigger Interrupt source
/// @arg TIM_IT_Break: TIM Break Interrupt source
/// @note
/// - Partial timer can have TIM_IT_Update or TIM_IT_CC1.
/// - TIM_IT_Break is used only with partial timer.
/// - TIM_IT_COM is used only with partial timer.
/// @param state: new state of the TIM interrupts.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ITConfig(TIM_TypeDef* tim, u32 it, FunctionalState state) //TIMIT_TypeDef
{
(state) ? SET_BIT(tim->DIER, it) : CLEAR_BIT(tim->DIER, it);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim event to be generate by software.
/// @param tim: select the TIM peripheral.
/// @param source: specifies the event source.
/// This parameter can be one or more of the following values:
/// @arg TIM_EventSource_Update: Timer update Event source
/// @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
/// @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
/// @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
/// @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
/// @arg TIM_EventSource_COM: Timer COM event source
/// @arg TIM_EventSource_Trigger: Timer Trigger Event source
/// @arg TIM_EventSource_Break: Timer Break event source
/// @note
/// - TIM_EventSource_COM and TIM_EventSource_Break are used only with partial timer.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_GenerateEvent(TIM_TypeDef* tim, TIMEGR_Typedef source)
{
WRITE_REG(tim->EGR, source);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim's DMA interface.
/// @param tim: select the TIM peripheral.
/// @param dma_base: DMA Base address.
/// This parameter can be one of the following values:
/// @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
/// TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
/// TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
/// TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
/// TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
/// TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
/// TIM_DMABase_DCR.
/// @param length: DMA Burst length.
/// This parameter can be one value between:
/// TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_DMAConfig(TIM_TypeDef* tim, TIMDMABASE_Typedef dma_base, TIMDMABURSTLENGTH_Typedef length)
{
WRITE_REG(tim->DCR, ((u32)dma_base) | ((u32)length));
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim's DMA Requests.
/// @param tim: select the TIM peripheral.
/// @param source: specifies the DMA Request sources.
/// This parameter can be any combination of the following values:
/// @arg TIM_DMA_Update: TIM update Interrupt source
/// @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
/// @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
/// @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
/// @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
/// @arg TIM_DMA_COM: TIM Commutation DMA source
/// @arg TIM_DMA_Trigger: TIM Trigger DMA source
/// @param state: new state of the DMA Request sources.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_DMACmd(TIM_TypeDef* tim, TIMDMASRC_Typedef source, FunctionalState state)
{
(state) ? SET_BIT(tim->DIER, source) : CLEAR_BIT(tim->DIER, source);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim internal Clock
/// @param tim: select the TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_InternalClockConfig(TIM_TypeDef* tim)
{
CLEAR_BIT(tim->SMCR, TIM_SMCR_SMS);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Internal Trigger as External Clock
/// @param tim: select the TIM peripheral.
/// @param source: Trigger source.
/// This parameter can be one of the following values:
/// @arg TIM_TS_ITR0: Internal Trigger 0
/// @arg TIM_TS_ITR1: Internal Trigger 1
/// @arg TIM_TS_ITR2: Internal Trigger 2
/// @arg TIM_TS_ITR3: Internal Trigger 3
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ITRxExternalClockConfig(TIM_TypeDef* tim, TIMTS_TypeDef source)
{
TIM_SelectInputTrigger(tim, source);
SET_BIT(tim->SMCR, TIM_SlaveMode_External1);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Trigger as External Clock
/// @param tim: select the TIM peripheral.
/// @param source: Trigger source.
/// This parameter can be one of the following values:
/// @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
/// @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
/// @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
/// @param polarity: specifies the TIx Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @param filter : specifies the filter value.
/// This parameter must be a value between 0x0 and 0xF.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_TIxExternalClockConfig(TIM_TypeDef* tim, TIM_TIEXTCLKSRC_Typedef source, TIMICP_Typedef polarity, u16 filter)
{
(source == TIM_TIxExternalCLK1Source_TI2) ? (TI2_Configure(tim, polarity, TIM_ICSelection_DirectTI, filter))
: (TI1_Configure(tim, polarity, TIM_ICSelection_DirectTI, filter));
TIM_SelectInputTrigger(tim, (TIMTS_TypeDef)source);
SET_BIT(tim->SMCR, TIM_SlaveMode_External1);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim External Trigger (ETR).
/// @param tim: select the TIM peripheral.
/// @param psc: The external Trigger Prescaler.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
/// @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
/// @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
/// @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
/// @param polarity: The external Trigger Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
/// @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
/// @param filter: External Trigger Filter.
/// This parameter must be a value between 0x00 and 0x0F
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ETRConfig(TIM_TypeDef* tim, TIMEXTTRGPSC_Typedef psc, TIMETP_Typedef polarity, u16 filter)
{
CLEAR_BIT(tim->SMCR, TIM_SMCR_ECEN);
MODIFY_REG(tim->SMCR, TIM_SMCR_ETP, polarity);
MODIFY_REG(tim->SMCR, TIM_SMCR_ETPS, psc);
MODIFY_REG(tim->SMCR, TIM_SMCR_ETF, filter << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the External clock Mode1
/// @param tim: select the TIM peripheral.
/// @param psc: The external Trigger Prescaler.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
/// @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
/// @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
/// @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
/// @param polarity: The external Trigger Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
/// @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
/// @param filter: External Trigger Filter.
/// This parameter must be a value between 0x00 and 0x0F
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ETRClockMode1Config(TIM_TypeDef* tim, TIMEXTTRGPSC_Typedef psc, TIMETP_Typedef polarity, u16 filter)
{
TIM_ETRConfig(tim, psc, polarity, filter);
MODIFY_REG(tim->SMCR, TIM_SMCR_TS | TIM_SMCR_SMS, ((u32)TIM_TS_ETRF) | ((u32)TIM_SlaveMode_External1));
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the External clock Mode2
/// @param tim: select the TIM peripheral.
/// @param psc: The external Trigger Prescaler.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
/// @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
/// @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
/// @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
/// @param polarity: The external Trigger Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
/// @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
/// @param filter: External Trigger Filter.
/// This parameter must be a value between 0x00 and 0x0F
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ETRClockMode2Config(TIM_TypeDef* tim, TIMEXTTRGPSC_Typedef psc, TIMETP_Typedef polarity, u16 filter)
{
TIM_ETRConfig(tim, psc, polarity, filter);
SET_BIT(tim->SMCR, TIM_SMCR_ECEN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Prescaler.
/// @param tim: select the TIM peripheral.
/// @param prescaler: specifies the Prescaler Register value
/// @param reloadMode: specifies the TIM Prescaler Reload mode
/// This parameter can be one of the following values:
/// @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
/// @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_PrescalerConfig(TIM_TypeDef* tim, u16 prescaler, TIMUG_Typedef reloadMode)
{
WRITE_REG(tim->PSC, prescaler);
WRITE_REG(tim->EGR, reloadMode);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Specifies the tim Counter Mode to be used.
/// @param tim:select the TIM peripheral.
/// @param counter_mode: specifies the Counter Mode to be used
/// This parameter can be one of the following values:
/// @arg TIM_CounterMode_Up: TIM Up Counting Mode
/// @arg TIM_CounterMode_Down: TIM Down Counting Mode
/// @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
/// @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
/// @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_CounterModeConfig(TIM_TypeDef* tim, TIMCOUNTMODE_Typedef counter_mode)
{
MODIFY_REG(tim->CR1, TIM_CR1_CMS | TIM_CR1_DIR, counter_mode);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the Input Trigger source
/// @param tim: select the TIM peripheral.
/// @param source: The Input Trigger source.
/// This parameter can be one of the following values:
/// @arg TIM_TS_ITR0: Internal Trigger 0
/// @arg TIM_TS_ITR1: Internal Trigger 1
/// @arg TIM_TS_ITR2: Internal Trigger 2
/// @arg TIM_TS_ITR3: Internal Trigger 3
/// @arg TIM_TS_TI1F_ED: TI1 Edge Detector
/// @arg TIM_TS_TI1FP1: Filtered Timer Input 1
/// @arg TIM_TS_TI2FP2: Filtered Timer Input 2
/// @arg TIM_TS_ETRF: External Trigger input
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectInputTrigger(TIM_TypeDef* tim, TIMTS_TypeDef source)
{
MODIFY_REG(tim->SMCR, TIM_SMCR_TS, source);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Encoder Interface.
/// @param tim: select the TIM peripheral.
/// @param encoder_mode: specifies the tim Encoder Mode.
/// This parameter can be one of the following values:
/// @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
/// @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
/// @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
/// on the level of the other input.
/// @param ic1_polarity: specifies the IC1 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Falling: IC Falling edge.
/// @arg TIM_ICPolarity_Rising: IC Rising edge.
/// @param ic2_polarity: specifies the IC2 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Falling: IC Falling edge.
/// @arg TIM_ICPolarity_Rising: IC Rising edge.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_EncoderInterfaceConfig(TIM_TypeDef* tim,
TIMSMSENCODER_Typedef encoder_mode,
TIMICP_Typedef ic1_polarity,
TIMICP_Typedef ic2_polarity)
{
MODIFY_REG(tim->SMCR, TIM_SMCR_SMS, encoder_mode);
MODIFY_REG(tim->CCMR1, TIM_CCMR1_CC1S | TIM_CCMR1_CC2S, TIM_CCMR1_CC1S_DIRECTTI | TIM_CCMR1_CC2S_DIRECTTI);
MODIFY_REG(tim->CCER, TIM_CCER_CC1P | TIM_CCER_CC2P, ic1_polarity | (ic2_polarity << 4));
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Forces the tim output 1 waveform to active or inactive level.
/// @param tim: select the TIM peripheral.
/// @param forced_action: specifies the forced Action to be set to the output waveform.
/// This parameter can be one of the following values:
/// @arg TIM_ForcedAction_Active: Force active level on OC1REF
/// @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ForcedOC1Config(TIM_TypeDef* tim, TIMOCMODE_Typedef forced_action)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1M, forced_action);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Forces the tim output 2 waveform to active or inactive level.
/// @param tim: select the TIM peripheral.
/// @param forced_action: specifies the forced Action to be set to the output waveform.
/// This parameter can be one of the following values:
/// @arg TIM_ForcedAction_Active: Force active level on OC2REF
/// @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ForcedOC2Config(TIM_TypeDef* tim, TIMOCMODE_Typedef forced_action)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2M, forced_action << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Forces the tim output 3 waveform to active or inactive level.
/// @param tim: select the TIM peripheral.
/// @param forced_action: specifies the forced Action to be set to the output waveform.
/// This parameter can be one of the following values:
/// @arg TIM_ForcedAction_Active: Force active level on OC3REF
/// @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ForcedOC3Config(TIM_TypeDef* tim, TIMOCMODE_Typedef forced_action)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3M, forced_action);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Forces the tim output 4 waveform to active or inactive level.
/// @param tim: select the TIM peripheral.
/// @param forced_action: specifies the forced Action to be set to the output waveform.
/// This parameter can be one of the following values:
/// @arg TIM_ForcedAction_Active: Force active level on OC4REF
/// @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ForcedOC4Config(TIM_TypeDef* tim, TIMOCMODE_Typedef forced_action)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4M, forced_action << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables tim peripheral Preload register on ARR.
/// @param tim: select the TIM peripheral.
/// @param state: new state of the tim peripheral Preload register
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ARRPreloadConfig(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR1, TIM_CR1_ARPEN) : CLEAR_BIT(tim->CR1, TIM_CR1_ARPEN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the TIM peripheral Commutation event.
/// @param tim: select the tim peripheral.
/// @param state: new state of the Commutation event.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectCOM(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR2, TIM_CR2_CCUS) : CLEAR_BIT(tim->CR2, TIM_CR2_CCUS);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the tim peripheral Capture Compare DMA source.
/// @param tim: select the TIM peripheral.
/// @param state: new state of the Capture Compare DMA source
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectCCDMA(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR2, TIM_CR2_CCDS) : CLEAR_BIT(tim->CR2, TIM_CR2_CCDS);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
/// @param tim: select the tim peripheral.
/// @param state: new state of the Capture Compare Preload Control bit
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_CCPreloadControl(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR2, TIM_CR2_CCPC) : CLEAR_BIT(tim->CR2, TIM_CR2_CCPC);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim peripheral Preload register on CCR1.
/// @param tim: select the TIM peripheral.
/// @param preload: new state of the tim peripheral Preload register
/// This parameter can be one of the following values:
/// @arg TIM_OCPreload_Enable
/// @arg TIM_OCPreload_Disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC1PreloadConfig(TIM_TypeDef* tim, TIMOCPE_Typedef preload)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1PEN, preload);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim peripheral Preload register on CCR2.
/// @param tim: select the TIM peripheral.
/// @param preload: new state of the tim peripheral Preload register
/// This parameter can be one of the following values:
/// @arg TIM_OCPreload_Enable
/// @arg TIM_OCPreload_Disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC2PreloadConfig(TIM_TypeDef* tim, TIMOCPE_Typedef preload)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2PEN, preload << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim peripheral Preload register on CCR3.
/// @param tim: select the TIM peripheral.
/// @param preload: new state of the tim peripheral Preload register
/// This parameter can be one of the following values:
/// @arg TIM_OCPreload_Enable
/// @arg TIM_OCPreload_Disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC3PreloadConfig(TIM_TypeDef* tim, TIMOCPE_Typedef preload)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3PEN, preload);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim peripheral Preload register on CCR4.
/// @param tim: select the TIM peripheral.
/// @param preload: new state of the tim peripheral Preload register
/// This parameter can be one of the following values:
/// @arg TIM_OCPreload_Enable
/// @arg TIM_OCPreload_Disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC4PreloadConfig(TIM_TypeDef* tim, TIMOCPE_Typedef preload)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4PEN, preload << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Output Compare 1 Fast feature.
/// @param tim: select the TIM peripheral.
/// @param fast: new state of the Output Compare Fast Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCFast_Enable: TIM output compare fast enable
/// @arg TIM_OCFast_Disable: TIM output compare fast disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC1FastConfig(TIM_TypeDef* tim, TIMOCFE_Typedef fast)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1FEN, fast);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Output Compare 2 Fast feature.
/// @param tim: select the TIM peripheral.
/// @param fast: new state of the Output Compare Fast Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCFast_Enable: TIM output compare fast enable
/// @arg TIM_OCFast_Disable: TIM output compare fast disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC2FastConfig(TIM_TypeDef* tim, TIMOCFE_Typedef fast)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2FEN, fast << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Output Compare 3 Fast feature.
/// @param tim: select the TIM peripheral.
/// @param fast: new state of the Output Compare Fast Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCFast_Enable: TIM output compare fast enable
/// @arg TIM_OCFast_Disable: TIM output compare fast disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC3FastConfig(TIM_TypeDef* tim, TIMOCFE_Typedef fast)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3FEN, fast);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Output Compare 4 Fast feature.
/// @param tim: select the TIM peripheral.
/// @param fast: new state of the Output Compare Fast Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCFast_Enable: TIM output compare fast enable
/// @arg TIM_OCFast_Disable: TIM output compare fast disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC4FastConfig(TIM_TypeDef* tim, TIMOCFE_Typedef fast)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4FEN, fast << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears or safeguards the OCREF1 signal on an external event
/// @param tim: select the TIM peripheral.
/// @param clear: new state of the Output Compare Clear Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCClear_Enable: TIM Output clear enable
/// @arg TIM_OCClear_Disable: TIM Output clear disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearOC1Ref(TIM_TypeDef* tim, TIMOCCE_Typedef clear)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1CEN, clear);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears or safeguards the OCREF2 signal on an external event
/// @param tim: select the TIM peripheral.
/// @param clear: new state of the Output Compare Clear Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCClear_Enable: TIM Output clear enable
/// @arg TIM_OCClear_Disable: TIM Output clear disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearOC2Ref(TIM_TypeDef* tim, TIMOCCE_Typedef clear)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2CEN, clear << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears or safeguards the OCREF3 signal on an external event
/// @param tim: select the TIM peripheral.
/// @param clear: new state of the Output Compare Clear Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCClear_Enable: TIM Output clear enable
/// @arg TIM_OCClear_Disable: TIM Output clear disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearOC3Ref(TIM_TypeDef* tim, TIMOCCE_Typedef clear)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3CEN, clear);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears or safeguards the OCREF4 signal on an external event
/// @param tim: select the TIM peripheral.
/// @param clear: new state of the Output Compare Clear Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCClear_Enable: TIM Output clear enable
/// @arg TIM_OCClear_Disable: TIM Output clear disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearOC4Ref(TIM_TypeDef* tim, TIMOCCE_Typedef clear)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4CEN, clear << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 1 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC1 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCPolarity_High: Output Compare active high
/// @arg TIM_OCPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC1PolarityConfig(TIM_TypeDef* tim, TIMCCxP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC1P, polarity);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Channel 1N polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC1N Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCNPolarity_High: Output Compare active high
/// @arg TIM_OCNPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC1NPolarityConfig(TIM_TypeDef* tim, TIMCCxNP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC1NP, polarity);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 2 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC2 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCPolarity_High: Output Compare active high
/// @arg TIM_OCPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC2PolarityConfig(TIM_TypeDef* tim, TIMCCxP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC2P, polarity << 4);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Channel 2N polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC2N Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCNPolarity_High: Output Compare active high
/// @arg TIM_OCNPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC2NPolarityConfig(TIM_TypeDef* tim, TIMCCxNP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC2NP, polarity << 4);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 3 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC3 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCPolarity_High: Output Compare active high
/// @arg TIM_OCPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC3PolarityConfig(TIM_TypeDef* tim, TIMCCxP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC3P, polarity << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Channel 3N polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC3N Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCNPolarity_High: Output Compare active high
/// @arg TIM_OCNPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC3NPolarityConfig(TIM_TypeDef* tim, TIMCCxNP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC3NP, polarity << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 4 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC4 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCPolarity_High: Output Compare active high
/// @arg TIM_OCPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC4PolarityConfig(TIM_TypeDef* tim, TIMCCxP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC4P, polarity << 12);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the TIM Capture Compare Channel x.
/// @param tim: select the TIM peripheral.
/// @param channel: specifies the TIM Channel
/// This parameter can be one of the following values:
/// @arg TIM_Channel_1: TIM Channel 1
/// @arg TIM_Channel_2: TIM Channel 2
/// @arg TIM_Channel_3: TIM Channel 3
/// @arg TIM_Channel_4: TIM Channel 4
/// @arg TIM_Channel_5: TIM Channel 5(Only for some MM32 TIM1/8)
/// @param TIM_CCx: specifies the TIM Channel CCxE bit new state.
/// This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_CCxCmd(TIM_TypeDef* tim, TIMCHx_Typedef channel, TIMCCxE_Typedef ccx_en)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC1EN << channel, ccx_en << channel);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the TIM Capture Compare Channel xN.
/// @param tim: select the TIM peripheral.
/// @param channel: specifies the TIM Channel
/// This parameter can be one of the following values:
/// @arg TIM_Channel_1: TIM Channel 1
/// @arg TIM_Channel_2: TIM Channel 2
/// @arg TIM_Channel_3: TIM Channel 3
/// @param TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
/// This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_CCxNCmd(TIM_TypeDef* tim, TIMCHx_Typedef channel, TIMCCxNE_Typedef ccxn_en)
{
if (channel != TIM_Channel_4)
MODIFY_REG(tim->CCER, TIM_CCER_CC1NEN << channel, ccxn_en << channel);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the TIM Output Compare Mode.
/// @note This function disables the selected channel before changing the Output
/// Compare Mode.
/// User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
/// @param tim: select the TIM peripheral.
/// @param channel: specifies the TIM Channel
/// This parameter can be one of the following values:
/// @arg TIM_Channel_1: TIM Channel 1
/// @arg TIM_Channel_2: TIM Channel 2
/// @arg TIM_Channel_3: TIM Channel 3
/// @arg TIM_Channel_4: TIM Channel 4
/// @param mode: specifies the TIM Output Compare Mode.
/// This parameter can be one of the following values:
/// @arg TIM_OCMode_Timing
/// @arg TIM_OCMode_Active
/// @arg TIM_OCMode_Toggle
/// @arg TIM_OCMode_PWM1
/// @arg TIM_OCMode_PWM2
/// @arg TIM_ForcedAction_Active
/// @arg TIM_ForcedAction_InActive
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectOCxM(TIM_TypeDef* tim, TIMCHx_Typedef channel, TIMOCMODE_Typedef mode)
{
CLEAR_BIT(tim->CCER, TIM_CCER_CC1EN << channel);
switch (channel) {
case TIM_Channel_1:
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC1M, mode);
break;
case TIM_Channel_2:
MODIFY_REG(tim->CCMR1, TIM_CCMR1_OC2M, mode << 8);
break;
case TIM_Channel_3:
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC3M, mode);
break;
case TIM_Channel_4:
MODIFY_REG(tim->CCMR2, TIM_CCMR2_OC4M, mode << 8);
break;
default:
break;
}
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or Disables the tim Update event.
/// @param tim: select the TIM peripheral.
/// @param state: new state of the tim UDIS bit
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_UpdateDisableConfig(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR1, TIM_CR1_UDIS) : CLEAR_BIT(tim->CR1, TIM_CR1_UDIS);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Update Request Interrupt source.
/// @param tim: select the TIM peripheral.
/// @param source: specifies the Update source.
/// This parameter can be one of the following values:
/// @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
/// or the setting of UG bit, or an update generation
/// through the slave mode controller.
/// @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_UpdateRequestConfig(TIM_TypeDef* tim, TIMURS_Typedef source)
{
MODIFY_REG(tim->CR1, TIM_CR1_URS, source);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim's Hall sensor interface.
/// @param tim: select the TIM peripheral.
/// @param state: new state of the tim Hall sensor interface.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectHallSensor(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->CR2, TIM_CR2_TI1S) : CLEAR_BIT(tim->CR2, TIM_CR2_TI1S);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the tim's One Pulse Mode.
/// @param tim: select the TIM peripheral.
/// @param mode: specifies the OPM Mode to be used.
/// This parameter can be one of the following values:
/// @arg TIM_OPMode_Single
/// @arg TIM_OPMode_Repetitive
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectOnePulseMode(TIM_TypeDef* tim, TIMOPMODE_Typedef mode)
{
MODIFY_REG(tim->CR1, TIM_CR1_OPM, mode);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the tim Trigger Output Mode.
/// @param tim:select the TIM peripheral.
/// @param source: specifies the Trigger Output source.
/// This paramter can be one of the following values:
/// - For all tim
/// @arg TIM_TRIGSource_Reset: The UG bit in the TIM_EGR register is used as the trigger output (TRIG).
/// @arg TIM_TRIGSource_Enable: The Counter Enable CEN is used as the trigger output (TRIG).
/// @arg TIM_TRIGSource_Update: The update event is selected as the trigger output (TRIG).
/// @arg TIM_TRIGSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
/// is to be set, as soon as a capture or compare match occurs (TRIG).
/// @arg TIM_TRIGSource_OC1Ref: OC1REF signal is used as the trigger output (TRIG).
/// @arg TIM_TRIGSource_OC2Ref: OC2REF signal is used as the trigger output (TRIG).
/// @arg TIM_TRIGSource_OC3Ref: OC3REF signal is used as the trigger output (TRIG).
/// @arg TIM_TRIGSource_OC4Ref: OC4REF signal is used as the trigger output (TRIG).
///
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectOutputTrigger(TIM_TypeDef* tim, TIMMMS_Typedef source)
{
MODIFY_REG(tim->CR2, TIM_CR2_MMS, source);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Selects the tim Slave Mode.
/// @param tim: select the TIM peripheral.
/// @param mode: specifies the Timer Slave Mode.
/// This parameter can be one of the following values:
/// @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
/// the counter and triggers an update of the registers.
/// @arg TIM_SlaveMode_Gated: The counter clock is enabled when the trigger signal (TRGI) is high.
/// @arg TIM_SlaveMode_Trigger: The counter starts at a rising edge of the trigger TRGI.
/// @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectSlaveMode(TIM_TypeDef* tim, TIMSMSMODE_Typedef mode)
{
MODIFY_REG(tim->SMCR, TIM_SMCR_SMS, mode);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets or Resets the tim Master/Slave Mode.
/// @param tim: select the TIM peripheral.
/// @param mode: specifies the Timer Master Slave Mode.
/// This parameter can be one of the following values:
/// @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
/// and its slaves (through TRIG).
/// @arg TIM_MasterSlaveMode_Disable: No action
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SelectMasterSlaveMode(TIM_TypeDef* tim, TIMMSM_Typedef mode)
{
MODIFY_REG(tim->SMCR, TIM_SMCR_MSM, mode);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Counter Register value
/// @param tim: select the TIM peripheral.
/// @param auto_reload: specifies the Counter register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetAutoreload(TIM_TypeDef* tim, u16 auto_reload)
{
WRITE_REG(tim->ARR, auto_reload);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Input Capture 1 prescaler.
/// @param tim: select the TIM peripheral.
/// @param psc: specifies the Input Capture1 prescaler new value.
/// This parameter can be one of the following values:
/// @arg TIM_ICPSC_DIV1: no prescaler
/// @arg TIM_ICPSC_DIV2: capture is done once every 2 events
/// @arg TIM_ICPSC_DIV4: capture is done once every 4 events
/// @arg TIM_ICPSC_DIV8: capture is done once every 8 events
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC1Prescaler(TIM_TypeDef* tim, TIMICPSC_Typedef psc)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_IC1PSC, psc);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Input Capture 2 prescaler.
/// @param tim: select the TIM peripheral.
/// @param psc: specifies the Input Capture2 prescaler new value.
/// This parameter can be one of the following values:
/// @arg TIM_ICPSC_DIV1: no prescaler
/// @arg TIM_ICPSC_DIV2: capture is done once every 2 events
/// @arg TIM_ICPSC_DIV4: capture is done once every 4 events
/// @arg TIM_ICPSC_DIV8: capture is done once every 8 events
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC2Prescaler(TIM_TypeDef* tim, TIMICPSC_Typedef psc)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_IC2PSC, psc << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Input Capture 3 prescaler.
/// @param tim: select the TIM peripheral.
/// @param psc: specifies the Input Capture3 prescaler new value.
/// This parameter can be one of the following values:
/// @arg TIM_ICPSC_DIV1: no prescaler
/// @arg TIM_ICPSC_DIV2: capture is done once every 2 events
/// @arg TIM_ICPSC_DIV4: capture is done once every 4 events
/// @arg TIM_ICPSC_DIV8: capture is done once every 8 events
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC3Prescaler(TIM_TypeDef* tim, TIMICPSC_Typedef psc)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_IC3PSC, psc);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Input Capture 4 prescaler.
/// @param tim: select the TIM peripheral.
/// @param psc: specifies the Input Capture4 prescaler new value.
/// This parameter can be one of the following values:
/// @arg TIM_ICPSC_DIV1: no prescaler
/// @arg TIM_ICPSC_DIV2: capture is done once every 2 events
/// @arg TIM_ICPSC_DIV4: capture is done once every 4 events
/// @arg TIM_ICPSC_DIV8: capture is done once every 8 events
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC4Prescaler(TIM_TypeDef* tim, TIMICPSC_Typedef psc)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_IC4PSC, psc << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Clock Division value.
/// @param tim: select
/// the TIM peripheral.
/// @param clock_div: specifies the clock division value.
/// This parameter can be one of the following value:
/// @arg TIM_CKD_DIV1: TDTS = Tck_tim
/// @arg TIM_CKD_DIV2: TDTS = 2 * Tck_tim
/// @arg TIM_CKD_DIV4: TDTS = 4 * Tck_tim
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetClockDivision(TIM_TypeDef* tim, TIMCKD_TypeDef clock_div)
{
MODIFY_REG(tim->CR1, TIM_CR1_CKD, clock_div);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Counter Register value
/// @param tim: select the TIM peripheral.
/// @param counter: specifies the Counter register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCounter(TIM_TypeDef* tim, u32 counter)
{
if ((tim == TIM2) || (tim == TIM5))
WRITE_REG(tim->CNT, (u32)counter);
else
WRITE_REG(tim->CNT, (u16)counter);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Capture Compare1 Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCompare1(TIM_TypeDef* tim, u32 compare)
{
if ((tim == TIM2) || (tim == TIM5))
WRITE_REG(tim->CCR1, (u32)compare);
else
WRITE_REG(tim->CCR1, (u16)compare);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Capture Compare2 Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare2 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCompare2(TIM_TypeDef* tim, u32 compare)
{
if ((tim == TIM2) || (tim == TIM5))
WRITE_REG(tim->CCR2, (u32)compare);
else
WRITE_REG(tim->CCR2, (u16)compare);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Capture Compare3 Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare3 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCompare3(TIM_TypeDef* tim, u32 compare)
{
if ((tim == TIM2) || (tim == TIM5))
WRITE_REG(tim->CCR3, (u32)compare);
else
WRITE_REG(tim->CCR3, (u16)compare);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Capture Compare4 Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare4 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCompare4(TIM_TypeDef* tim, u32 compare)
{
if ((tim == TIM2) || (tim == TIM5))
WRITE_REG(tim->CCR4, (u32)compare);
else
WRITE_REG(tim->CCR4, (u16)compare);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Input Capture 1 value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Capture Compare 1 Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCapture1(TIM_TypeDef* tim)
{
return tim->CCR1;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Input Capture 2 value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Capture Compare 2 Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCapture2(TIM_TypeDef* tim)
{
return tim->CCR2;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Input Capture 3 value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Capture Compare 3 Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCapture3(TIM_TypeDef* tim)
{
return tim->CCR3;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Input Capture 4 value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Capture Compare 4 Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCapture4(TIM_TypeDef* tim)
{
return tim->CCR4;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Counter value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Counter Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCounter(TIM_TypeDef* tim)
{
return tim->CNT;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Prescaler value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Prescaler Register value.
////////////////////////////////////////////////////////////////////////////////
u16 TIM_GetPrescaler(TIM_TypeDef* tim)
{
return tim->PSC;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Checks whether the specified TIM flag is set or not.
/// @param tim: select the TIM peripheral.
/// @param flag: specifies the flag to check.
/// This parameter can be one of the following values:
/// @arg TIM_FLAG_Update: TIM update Flag
/// @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
/// @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
/// @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
/// @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
/// @arg TIM_FLAG_COM: TIM Commutation Flag
/// @arg TIM_FLAG_Trigger: TIM Trigger Flag
/// @arg TIM_FLAG_Break: TIM Break Flag
/// @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
/// @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
/// @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
/// @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
/// @note
/// - TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.
/// - TIM_FLAG_Break is used only with TIM1 and TIM8.
/// - TIM_FLAG_COM is used only with TIM1, TIM8, TIM16 and TIM17.
/// @retval State: The new state of TIM_FLAG (SET or RESET).
////////////////////////////////////////////////////////////////////////////////
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* tim, TIMFLAG_Typedef flag)
{
return ((tim->SR & flag) ? SET : RESET);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears the tim's pending flags.
/// @param tim: select the TIM peripheral.
/// @param flag: specifies the flag bit to clear.
/// This parameter can be any combination of the following values:
/// @arg TIM_FLAG_Update: TIM update Flag
/// @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
/// @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
/// @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
/// @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
/// @arg TIM_FLAG_COM: TIM Commutation Flag
/// @arg TIM_FLAG_Trigger: TIM Trigger Flag
/// @arg TIM_FLAG_Break: TIM Break Flag
/// @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
/// @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
/// @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
/// @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
/// @note
/// - TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.
/// - TIM_FLAG_Break is used only with TIM1 and TIM8.
/// - TIM_FLAG_COM is used only with TIM1, TIM8, TIM16 and TIM17.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearFlag(TIM_TypeDef* tim, TIMFLAG_Typedef flag)
{
CLEAR_BIT(tim->SR, flag);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Checks whether the TIM interrupt has occurred or not.
/// @param tim: select the TIM peripheral.
/// @param it: specifies the TIM interrupt source to check.
/// This parameter can be one of the following values:
/// @arg TIM_IT_Update: TIM update Interrupt source
/// @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
/// @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
/// @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
/// @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
/// @arg TIM_IT_COM: TIM Commutation Interrupt source
/// @arg TIM_IT_Trigger: TIM Trigger Interrupt source
/// @arg TIM_IT_Break: TIM Break Interrupt source
/// @note
/// - TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.
/// - TIM_IT_Break is used only with TIM1 and TIM8.
/// - TIM_IT_COM is used only with TIM1, TIM8, TIM16 and TIM17.
/// @retval State: The new state of the TIM_IT(SET or RESET).
////////////////////////////////////////////////////////////////////////////////
ITStatus TIM_GetITStatus(TIM_TypeDef* tim, TIMIT_TypeDef it)
{
return (((tim->SR & it) && (tim->DIER & it)) ? SET : RESET);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears the tim's interrupt pending bits.
/// @param tim: select the TIM peripheral.
/// @param it: specifies the pending bit to clear.
/// This parameter can be any combination of the following values:
/// @arg TIM_IT_Update: TIM1 update Interrupt source
/// @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
/// @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
/// @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
/// @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
/// @arg TIM_IT_COM: TIM Commutation Interrupt source
/// @arg TIM_IT_Trigger: TIM Trigger Interrupt source
/// @arg TIM_IT_Break: TIM Break Interrupt source
/// @note
/// - TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.
/// - TIM_IT_Break is used only with TIM1 and TIM8.
/// - TIM_IT_COM is used only with TIM1, TIM8, TIM16 and TIM17.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearITPendingBit(TIM_TypeDef* tim, u32 it) //TIMIT_TypeDef
{
CLEAR_BIT(tim->SR, it);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 1 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the IC1 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC1Plority(TIM_TypeDef* tim, TIMICP_Typedef pol)
{
(pol) ? SET_BIT(tim->CCER, TIM_CCER_CC1P) : CLEAR_BIT(tim->CCER, TIM_CCER_CC1P);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 2 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the IC2 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC2Plority(TIM_TypeDef* tim, TIMICP_Typedef pol)
{
(pol) ? SET_BIT(tim->CCER, TIM_CCER_CC2P) : CLEAR_BIT(tim->CCER, TIM_CCER_CC2P);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 3 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the IC3 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC3Plority(TIM_TypeDef* tim, TIMICP_Typedef pol)
{
(pol) ? SET_BIT(tim->CCER, TIM_CCER_CC3P) : CLEAR_BIT(tim->CCER, TIM_CCER_CC3P);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 4 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the IC4 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetIC4Plority(TIM_TypeDef* tim, TIMICP_Typedef pol)
{
(pol) ? SET_BIT(tim->CCER, TIM_CCER_CC4P) : CLEAR_BIT(tim->CCER, TIM_CCER_CC4P);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim Capture Compare 5 Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare5 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCompare5(TIM_TypeDef* tim, u32 compare)
{
WRITE_REG(tim->CCR5, (u16)compare);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Gets the tim Input Capture 5 value.
/// @param tim: select the TIM peripheral.
/// @retval Value: Capture Compare 5 Register value.
////////////////////////////////////////////////////////////////////////////////
u32 TIM_GetCapture5(TIM_TypeDef* tim)
{
return tim->CCR5;
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Initializes the tim Channel5 according to the specified
/// parameters in the init_struct.
/// @param tim: select the TIM peripheral.
/// @param init_struct: pointer to a TIM_OCInitTypeDef structure that
/// contains the configuration information for the specified TIM peripheral.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC5Init(TIM_TypeDef* tim, TIM_OCInitTypeDef* init_struct)
{
MODIFY_REG(tim->CCMR3, TIM_CCMR3_OC5M, (init_struct->TIM_OCMode) << 4);
MODIFY_REG(tim->CCER, TIM_CCER_CC5EN | TIM_CCER_CC5P,
(init_struct->TIM_OCPolarity << 16) | (init_struct->TIM_OutputState << 16));
WRITE_REG(tim->CCR4, init_struct->TIM_Pulse);
if ((tim == TIM1) || (tim == TIM8))
MODIFY_REG(tim->CR2, TIM_CR2_OIS5, init_struct->TIM_OCIdleState << 8);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim peripheral Preload register on CCR5.
/// @param tim: select the TIM peripheral.
/// @param preload: new state of the tim peripheral Preload register
/// This parameter can be one of the following values:
/// @arg TIM_OCPreload_Enable
/// @arg TIM_OCPreload_Disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC5PreloadConfig(TIM_TypeDef* tim, TIMOCPE_Typedef preload)
{
MODIFY_REG(tim->CCMR3, TIM_CCMR3_OC5PEN, preload);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim channel 5 polarity.
/// @param tim: select the TIM peripheral.
/// @param polarity: specifies the OC5 Polarity
/// This parameter can be one of the following values:
/// @arg TIM_OCPolarity_High: Output Compare active high
/// @arg TIM_OCPolarity_Low: Output Compare active low
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC5PolarityConfig(TIM_TypeDef* tim, TIMCCxP_Typedef polarity)
{
MODIFY_REG(tim->CCER, TIM_CCER_CC5P, polarity << 16);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configures the tim Output Compare 5 Fast feature.
/// @param tim: select the TIM peripheral.
/// @param fast: new state of the Output Compare Fast Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCFast_Enable: TIM output compare fast enable
/// @arg TIM_OCFast_Disable: TIM output compare fast disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_OC5FastConfig(TIM_TypeDef* tim, TIMOCFE_Typedef fast)
{
MODIFY_REG(tim->CCMR3, TIM_CCMR3_OC5FEN, fast);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Clears or safeguards the OCREF4 signal on an external event
/// @param tim: select the TIM peripheral.
/// @param clear: new state of the Output Compare Clear Enable Bit.
/// This parameter can be one of the following values:
/// @arg TIM_OCClear_Enable: TIM Output clear enable
/// @arg TIM_OCClear_Disable: TIM Output clear disable
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_ClearOC5Ref(TIM_TypeDef* tim, TIMOCCE_Typedef clear)
{
MODIFY_REG(tim->CCMR3, TIM_CCMR3_OC5CEN, clear);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the tim complementary PWM output Status after Break.
/// @param tim: select the TIM peripheral.
/// @param state: new state of the tim complementary PWM output.
/// This parameter can be: ENABLE or DISABLE.
/// @arg ENABLE: Direct output enable, no longer waiting for output after dead time.
/// @arg DISABLE: Direct output disable, output waiting for dead time.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_DirectOutput(TIM_TypeDef* tim, FunctionalState state)
{
(state) ? SET_BIT(tim->BDTR, TIM_BDTR_DOEN) : CLEAR_BIT(tim->BDTR, TIM_BDTR_DOEN);
}
/// @}
////////////////////////////////////////////////////////////////////////////////
/// @defgroup TIM_Private_Functions
/// @{
////////////////////////////////////////////////////////////////////////////////
/// @brief Configure the TI1 as Input.
/// @param tim: select the TIM peripheral.
/// @param polarity : The Input Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @param selection: specifies the input to be used.
/// This parameter can be one of the following values:
/// @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
/// @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
/// @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
/// @param filter: Specifies the Input Capture Filter.
/// This parameter must be a value between 0x00 and 0x0F.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
static void TI1_Configure(TIM_TypeDef* tim, u16 polarity, u16 selection, u16 filter)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_CC1S | TIM_CCMR1_IC1F, (filter << 4) | selection);
MODIFY_REG(tim->CCER, TIM_CCER_CC1EN | TIM_CCER_CC1P, polarity | TIM_CCER_CC1EN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configure the TI2 as Input.
/// @param tim: select the TIM peripheral.
/// @param polarity : The Input Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @param selection: specifies the input to be used.
/// This parameter can be one of the following values:
/// @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
/// @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
/// @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
/// @param filter: Specifies the Input Capture Filter.
/// This parameter must be a value between 0x00 and 0x0F.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
static void TI2_Configure(TIM_TypeDef* tim, u16 polarity, u16 selection, u16 filter)
{
MODIFY_REG(tim->CCMR1, TIM_CCMR1_CC2S | TIM_CCMR1_IC2F, (filter << 12) | (selection << 8));
MODIFY_REG(tim->CCER, TIM_CCER_CC2EN | TIM_CCER_CC2P, (polarity << 4) | TIM_CCER_CC2EN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configure the TI3 as Input.
/// @param tim: select the TIM peripheral.
/// @param polarity : The Input Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @param selection: specifies the input to be used.
/// This parameter can be one of the following values:
/// @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
/// @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
/// @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
/// @param filter: Specifies the Input Capture Filter.
/// This parameter must be a value between 0x00 and 0x0F.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
static void TI3_Configure(TIM_TypeDef* tim, u16 polarity, u16 selection, u16 filter)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_CC3S | TIM_CCMR2_IC3F, (filter << 4) | selection);
MODIFY_REG(tim->CCER, TIM_CCER_CC3EN | TIM_CCER_CC3P, (polarity << 8) | TIM_CCER_CC3EN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Configure the TI4 as Input.
/// @param tim: select the TIM peripheral.
/// @param polarity : The Input Polarity.
/// This parameter can be one of the following values:
/// @arg TIM_ICPolarity_Rising
/// @arg TIM_ICPolarity_Falling
/// @param selection: specifies the input to be used.
/// This parameter can be one of the following values:
/// @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
/// @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
/// @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
/// @param filter: Specifies the Input Capture Filter.
/// This parameter must be a value between 0x00 and 0x0F.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
static void TI4_Configure(TIM_TypeDef* tim, u16 polarity, u16 selection, u16 filter)
{
MODIFY_REG(tim->CCMR2, TIM_CCMR2_CC4S | TIM_CCMR2_IC4F, (filter << 12) | (selection << 8));
MODIFY_REG(tim->CCER, TIM_CCER_CC4EN | TIM_CCER_CC4P, (polarity << 12) | TIM_CCER_CC4EN);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Enables or disables the specified TIM PWM shift /DMA reqeat.
/// @param tim: select the tim peripheral.
/// @param it: Specifies the TIM PWM shift channel to enable or disable.
/// This parameter can be any combination of the following values:
/// @arg TIM_PDER_CCDREPE: TIM DMA reqeat enable bit
/// @arg TIM_PDER_CCR1SHIFTEN: TIM Channel 1 output PWM phase shift enable bit
/// @arg TIM_PDER_CCR2SHIFTEN: TIM Channel 2 output PWM phase shift enable bit
/// @arg TIM_PDER_CCR3SHIFTEN: TIM Channel 3 output PWM phase shift enable bit
/// @arg TIM_PDER_CCR4SHIFTEN: TIM Channel 4 output PWM phase shift enable bit
/// @arg TIM_PDER_CCR5SHIFTEN: TIM Channel 5 output PWM phase shift enable bit
/// @param state: new state of the TIM interrupts.
/// This parameter can be: ENABLE or DISABLE.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_PWMShiftConfig(TIM_TypeDef* tim, u32 it, FunctionalState state)//TIMIT_TypeDef
{
(state) ? SET_BIT(tim->PDER, it) : CLEAR_BIT(tim->PDER, it);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim CCR1 shift Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCCR1FALL(TIM_TypeDef* tim, u32 shift)
{
if (tim == TIM1)
WRITE_REG(tim->CCR1FALL, (u32)shift);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim CCR2 shift Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCCR2FALL(TIM_TypeDef* tim, u32 shift)
{
if (tim == TIM1)
WRITE_REG(tim->CCR2FALL, (u32)shift);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim CCR3 shift Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCCR3FALL(TIM_TypeDef* tim, u32 shift)
{
if (tim == TIM1)
WRITE_REG(tim->CCR3FALL, (u32)shift);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim CCR4 shift Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCCR4FALL(TIM_TypeDef* tim, u32 shift)
{
if (tim == TIM1)
WRITE_REG(tim->CCR4FALL, (u32)shift);
}
////////////////////////////////////////////////////////////////////////////////
/// @brief Sets the tim CCR5 shift Register value
/// @param tim: select the TIM peripheral.
/// @param compare: specifies the Capture Compare1 register new value.
/// @retval None.
////////////////////////////////////////////////////////////////////////////////
void TIM_SetCCR5FALL(TIM_TypeDef* tim, u32 shift)
{
if (tim == TIM1)
WRITE_REG(tim->CCR5FALL, (u32)shift);
}
/// @}
/// @}
/// @}
View Git Blame Copy Permalink