61 lines
1.2 KiB
ArmAsm
61 lines
1.2 KiB
ArmAsm
/*
|
|
* Copyright (c) 2006-2021, RT-Thread Development Team
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2018/10/28 Bernard The unify RISC-V porting implementation
|
|
* 2018/12/27 Jesven Add SMP support
|
|
* 2021/02/02 lizhirui Add userspace support
|
|
*/
|
|
|
|
#include "cpuport.h"
|
|
#include "stackframe.h"
|
|
|
|
.globl rt_hw_context_switch_to
|
|
rt_hw_context_switch_to:
|
|
LOAD sp, (a0)
|
|
|
|
jal rt_thread_self
|
|
mv s1, a0
|
|
|
|
#ifdef RT_USING_SMART
|
|
jal lwp_aspace_switch
|
|
#endif
|
|
|
|
RESTORE_ALL
|
|
sret
|
|
|
|
/*
|
|
* void rt_hw_context_switch(rt_ubase_t from, rt_ubase_t to);
|
|
*
|
|
* a0 --> from
|
|
* a1 --> to
|
|
*/
|
|
.globl rt_hw_context_switch
|
|
rt_hw_context_switch:
|
|
mv t2, sp
|
|
li t0, 0x120//set SPIE and SPP = 1
|
|
csrs sstatus, t0//if enter here,caller must be in system thread
|
|
csrw sepc, ra//return address
|
|
//saved from thread context
|
|
SAVE_ALL
|
|
|
|
STORE t2, 32 * REGBYTES(sp)//save user_sp
|
|
|
|
STORE sp, (a0)
|
|
|
|
//restore to thread context
|
|
LOAD sp, (a1)
|
|
|
|
jal rt_thread_self
|
|
mv s1, a0
|
|
|
|
#ifdef RT_USING_SMART
|
|
jal lwp_aspace_switch
|
|
#endif
|
|
|
|
RESTORE_ALL
|
|
sret
|