182 lines
5.7 KiB
C
182 lines
5.7 KiB
C
/*
|
|
* File : board.c
|
|
* This file is part of RT-Thread RTOS
|
|
* COPYRIGHT (C) 2009 RT-Thread Develop Team
|
|
*
|
|
* The license and distribution terms for this file may be
|
|
* found in the file LICENSE in this distribution or at
|
|
* http://www.rt-thread.org/license/LICENSE
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2009-01-05 Bernard first implementation
|
|
*/
|
|
|
|
#include <rthw.h>
|
|
#include <rtthread.h>
|
|
|
|
#include "stm32f10x.h"
|
|
#include "stm32f10x_fsmc.h"
|
|
#include "board.h"
|
|
|
|
/**
|
|
* @addtogroup STM32
|
|
*/
|
|
|
|
/*@{*/
|
|
|
|
/*******************************************************************************
|
|
* Function Name : NVIC_Configuration
|
|
* Description : Configures Vector Table base location.
|
|
* Input : None
|
|
* Output : None
|
|
* Return : None
|
|
*******************************************************************************/
|
|
void NVIC_Configuration(void)
|
|
{
|
|
#ifdef VECT_TAB_RAM
|
|
/* Set the Vector Table base location at 0x20000000 */
|
|
NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
|
|
#else /* VECT_TAB_FLASH */
|
|
/* Set the Vector Table base location at 0x08000000 */
|
|
NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
|
|
#endif
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* Function Name : SysTick_Configuration
|
|
* Description : Configures the SysTick for OS tick.
|
|
* Input : None
|
|
* Output : None
|
|
* Return : None
|
|
*******************************************************************************/
|
|
void SysTick_Configuration(void)
|
|
{
|
|
RCC_ClocksTypeDef rcc_clocks;
|
|
rt_uint32_t cnts;
|
|
|
|
RCC_GetClocksFreq(&rcc_clocks);
|
|
|
|
cnts = (rt_uint32_t)rcc_clocks.HCLK_Frequency / RT_TICK_PER_SECOND;
|
|
|
|
SysTick_Config(cnts);
|
|
SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
|
|
}
|
|
|
|
#if STM32_EXT_SRAM
|
|
void EXT_SRAM_Configuration(void)
|
|
{
|
|
FSMC_NORSRAMInitTypeDef FSMC_NORSRAMInitStructure;
|
|
FSMC_NORSRAMTimingInitTypeDef p;
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
|
|
|
RCC_AHBPeriphClockCmd(RCC_AHBPeriph_FSMC, ENABLE);
|
|
|
|
RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD | RCC_APB2Periph_GPIOG | RCC_APB2Periph_GPIOE |
|
|
RCC_APB2Periph_GPIOF, ENABLE);
|
|
|
|
/*-- GPIO Configuration ------------------------------------------------------*/
|
|
/* SRAM Data lines configuration */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_8 | GPIO_Pin_9 |
|
|
GPIO_Pin_10 | GPIO_Pin_14 | GPIO_Pin_15;
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
|
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 |
|
|
GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 |
|
|
GPIO_Pin_15;
|
|
GPIO_Init(GPIOE, &GPIO_InitStructure);
|
|
|
|
/* SRAM Address lines configuration */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 |
|
|
GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_12 | GPIO_Pin_13 |
|
|
GPIO_Pin_14 | GPIO_Pin_15;
|
|
GPIO_Init(GPIOF, &GPIO_InitStructure);
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 |
|
|
GPIO_Pin_4 | GPIO_Pin_5;
|
|
GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13;
|
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
|
|
/* NOE and NWE configuration */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 |GPIO_Pin_5;
|
|
GPIO_Init(GPIOD, &GPIO_InitStructure);
|
|
|
|
/* NE3 NE4 configuration */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_12;
|
|
GPIO_Init(GPIOG, &GPIO_InitStructure);
|
|
|
|
/* NBL0, NBL1 configuration */
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
|
|
GPIO_Init(GPIOE, &GPIO_InitStructure);
|
|
|
|
/*-- FSMC Configuration ------------------------------------------------------*/
|
|
p.FSMC_AddressSetupTime = 0;
|
|
p.FSMC_AddressHoldTime = 0;
|
|
p.FSMC_DataSetupTime = 2;
|
|
p.FSMC_BusTurnAroundDuration = 0;
|
|
p.FSMC_CLKDivision = 0;
|
|
p.FSMC_DataLatency = 0;
|
|
p.FSMC_AccessMode = FSMC_AccessMode_A;
|
|
|
|
FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM3;
|
|
FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_SRAM;
|
|
FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;
|
|
FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
|
|
FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
|
|
FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;
|
|
FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;
|
|
FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &p;
|
|
FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &p;
|
|
|
|
FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);
|
|
|
|
/* Enable FSMC Bank1_SRAM Bank */
|
|
FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM3, ENABLE);
|
|
}
|
|
#endif
|
|
|
|
/**
|
|
* This is the timer interrupt service routine.
|
|
*
|
|
*/
|
|
void rt_hw_timer_handler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
|
|
rt_tick_increase();
|
|
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|
|
|
|
/**
|
|
* This function will initial STM32 board.
|
|
*/
|
|
void rt_hw_board_init()
|
|
{
|
|
/* NVIC Configuration */
|
|
NVIC_Configuration();
|
|
|
|
/* Configure the SysTick */
|
|
SysTick_Configuration();
|
|
|
|
#if STM32_EXT_SRAM
|
|
EXT_SRAM_Configuration();
|
|
#endif
|
|
|
|
rt_hw_usart_init();
|
|
rt_console_set_device(CONSOLE_DEVICE);
|
|
}
|
|
|
|
/*@}*/
|